TRW DEFENSE AND SPACE SYSTEMS GROUP REDONDO BEACH CALIF LSI IMPLEMENTATION.(U)
DEC 77 J L BUIE F33615-7 AD-A057 874 F/G 9/5 F33615-74-C-1103 AFAL-TR-77-261 UNCLASSIFIED NL 1 of 4 AD A057 874 0

LEVEL

2 2

AFAL-TR-77-261



LSI IMPLEMENTATION

J.L. BUIE

TRW Defense and Space Systems Redondo Beach, California 90278

DECEMBER 1977

TECHNICAL REPORT AFAL-TR-77-261

E

SULTINES CO.

AUG 23 1978

FINAL REPORT

APRIL 1974 - OCTOBER 1977

Approved for public release: distribution unlimited

Prepared for

AIR FORCE AVIONICS LABORATORY
AIR FORCE WRIGHT AERONAUTICAL LABORATORIES
AIR FORCE SYSTEMS COMMAND
WRIGHT-PATTERN AFB, OHIO 45433

78 18 08 083

NOTICE

When Government drawings, specifications, or other data are used for any purpose other than in connection with a definitely related Government procurement operation, the United States Government thereby incurs no responsibility nor any obligation whatsoever; and the fact that the government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data, is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use, or sell any patented invention that may in any way be related thereto.

This report has been reviewed by the Information Office (OI) and is releasable to the National Technical Information Service (NTIS). At NTIS, it will be available to the general public, including foreign nations.

This technical report has been reviewed and is approved for publication.

Robert M. Werner Project Officer Gordon G. Rabanus
Group Chief

FOR THE COMMANDER

Stanley E. Wagner, Chief Microelectronics Branch

Electronic Technology Division

"If your address has changed, if you wish to be removed from our mailing list, or if the addressee is no longer employed by your organization please notify AFAL/DHE-2_,W-PAFB, OH 45433 to help us maintain a current mailing list".

Copies of this report should not be returned unless return is required by security considerations, contractual obligations, or notice on a specific document.

19 REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS
BEEN HUMBER	SION NO. 3. RECIPIENT'S CATALOG NUMBER
AFAL TR-77-261	samples of work to progress or
TITLE (me Adulto) Trains Janes , bayelfinas bayellad	A BUPO OF MEDITO PERIOD COVERED
LSI IMPLEMENTATION	April 160 t. Oct 77.
Shack powers and interminent in the re-	Apr /42 occ //
AUTHOR(a)	S. CONTRACT OR GRANT NUMBER(s)
	75 F33615-74-C-11Ø3
J.L./Buie	15) 133615-74-0-1183
PERFORMING ORGANIZATION NAME AND ADDRESS	18. PROGRAM ELEMENT, PROJECT, TASK
TRW Defense and Space Systems	AREA & WORK UNIT HUNDERS
One Space Park Redondo Beach, California 90278	(/6) 6096/01-42
CONTROLLING OFFICE NAME AND ADDRESS	W MYONT DATE
Air Force Avionics Laboratory (DHE)	77 Dec 77
Wright-Patterson Air Force Base	D. HUMBER OF PAGES
Dayton, Ohio 45433	Office) 18. SECURITY CLASS. (of this report)
- HORITONING ADDRESS AND ADDRESS IN BUSINESS INC. COMPOSING	
	Unclassified (12)346
Approved for public release; distribution un	184. DECLASSIFICATION DOWNGRASING
Approved for public release; distribution un	15a. DECLASSIFICATION DOWNGRASING SCHEDULE
Approved for public release; distribution un DISTRIBUTION STATEMENT (of the obstract entered in Block 26, 11 dil	15a. DECLASSIFICATION DOWNGRASING SCHEDULE
Approved for public release; distribution un DISTRIBUTION STATEMENT (of the aborract entered in Block 20, 11 All	15a. DECLASSIFICATION DOWNGRASING SCHEDULE
Approved for public release; distribution un DISTRIBUTION STATEMENT (of the abotract entered in Block 20, 11 All SUPPLEMENTARY NOTES	Timited. (forent from Report)
Approved for public release; distribution un DISTRIBUTION STATEMENT (of the abotract entered in Block 26, 11 dil	limited. **Report** **Report** **Report** **Promition Report** **Report** **Report** **Promition Report** **Promition Report
Approved for public release; distribution un DISTRIBUTION STATEMENT (of the abstract entered in Block 36, 11 dis SUPPLEMENTARY NOTES KEY WORDS (Continue on reverse side II necessary and identify by block Digital Filter, Discrete Fourier Transform (Signal Processing Arithmetic Unit (SPAU), Mu essing Address Control (SPAC), LSI, VLSI, Di	It number) DFT), Fast Fourier Transform (FFT) Itiplier-Accumulator, Signal Proc- gital Filter Demonstration Unit

409 637

VINCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

78 18 08 08 3

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PASSITION Date Briston

processing applications. Twenty-five chips each of the SPAU and SPAC designs were delivered. Fifty units of the SPDL were delivered as well as hardware samples of work in progress from time-to-time. Insofar as practical, universal designs were sought and believed achieved, particularly in the SPAU. Based on comparative studies of these implementations and SSI/MSI/LSI alternatives, a large saving in board space, power, and interconnections results from using these generic type LSI chips developed by this program.

Scattal Filter, Officers four les franciers (Off), Fact Fourier Transform (FFT Stroke Fourier Accomplator, Stroke Free contraction of the Country of the Cou

This woother consideres precised nardwarm objectives in 151 form for indiasection with a light as a popular class of applications, and the first
along come as a section and feation. Three 151 onto design were established
the first open and the first open application of the section of the section of the first open and the section of the section of

4

FOREWORD

This work was carried out for the USAF, Air Force Systems Command, Air Force Avionics Laboratory, under Contract F33615-74-C-1103, by TRW Defense and Space Systems, Redondo Beach, California. The technical contracting officer is Robert M. Werner (AFAL/DHE-2).

The work was performed by a dedicated group of individuals at TRW Defense and Space Systems. The Microelectronics Center of TRW had the program responsibility. The program director was J.L. Buie. Considering the scope of the technology involved, help from several other laboratories was essential to completing the tasks. Specific laboratories and individuals contributing to this work are listed below. Thanks are offered to others who also contributed in meaningful ways.

J.L. Buie
J.R. Carter
B. Dunbridge
G.W. McIver
R.E. Scott

G.C. Temes

Filter Consultant

T.C. Berg
A.S. Hamori
E.A. Whedon

System Engineering Laboratory




TABLE OF CONTENTS

PAG		PAGE
1 66	TECHNICAL DISCUSSION MOISSES 1-0A92	V 1
	.5.1 SPAC 1 Specification and LSI Details sogruf 1.1	1
	1.2 Development Progress Brief	1
11	DIGITAL FILTERS YOULOUSE IZIVAIZE	1/3
	2.1 Digital Filter Study moitghtness ISJ-GE I.a	4
	2.2 Discrete Fourier Transform, DFT and motautifu sight S.a	8
	2.3 Fast Fourier Transform, FFT zattragorg aptved dE E.a	11
	2.4 LSI Versus MSI Cost Tradeoff profited bas attuoted de 4.3	13
III	SIGNAL PROCESSING ARITHMETIC UNIT, SPAU, LSI	16
	3.1 SPAU 1, Introduction of TIME MOITARTEMONED RETURN LATING	16
	3.2 SPAU 1, Design	17
	3.3 Comparative Analysis of SPAU 1 and SPAU 2 Designs	23
	3.3.1 Logical Block Diagrams	23
	3.3.2 Comparative Advantages and Disadvantages	24
	3.3.3 Conclusions on the SPAU Alternatives	26
	3.4 SPAU 2, Multiplier-Accumulator Design	30
	3.5 SPAU 2, Typical Application	41
	3.5.1 Use of SPAU 2 in the Multiplier Mode 3 UASS	42
	3.5.2 Use of SPAU 2 in the Accumulator Mode	45
	3.5.3 Example for Numerical Integration	47
	3.5.4 Example for Complex Multiplication	48
	3.5.5 Example for Discrete Fourier Transform Solution	49
	3.5.6 Example for Computing the Kernel in Solution of the FFT Using SPAU 2	50
	3.5.7 Non-Recursive Filter Implementation	52
	3.5.8 Recursive Filter Implementation	55
	3.5.9 Number Field Format for SPAU 2	57
	35.10 Conclusion on Applications of SPAU 2	58
IV	SIGNAL PROCESSING DELAY LINE, SPDL, DESIGN	59
	4.1 SPDL Layout and Circuit Cells	59
	4.2 SPDL Specifications	59

TABLE OF CONTENTS (Continued)

		PAGE
٧	SPAC-1 DESIGN	66
	5.1 SPAC 1 Specification and LSI Details	68
	5.2 SPAC 2, Design	76
VI	LSI/VLSI TECHOLOGY	87
	6.1 3D-LSI Description	88
	6.2 Triple Diffusion Process	88
	6.3 3D Device Properties	91
	6.4 3D Circuits and Performance	94
	6.5 Defect Free Yield of 3D-LSI	102
VII	DIGITAL FILTER DEMONSTRATION UNIT, DFDU	104
VIII	OVERALL CONCLUSIONS	115
APPEND	DICES	
A	SPECIFICATIONS AND APPLICATION NOTES FOR SPAU 1	117
В	DETAILED LAYOUT AND CIRCUIT DESIGN OF SPAU 1	169
С	MULTIPLIER-ACCUMULATOR PARALLEL 12-BIT	253
D	SPAU 2 CIRCUIT CELLS	265
E	SPECIFICATION FOR SIGNAL PROCESSING DELAY LINE	271
F	SPAC 1 SPECIFICATION FOR FFT ADDRESS CONTROL CHIP	281
G	LOW POWER T ² L LSI CONFIGURABLE GATE ARRAY	315

LIST OF ILLUSTRATIONS

FIGURE		PAGE
1	The MSI/SSI Functional Equivalence of the SPAU 1	7
2	Comparison of DFT-FFT Solution Time	10
3	Direct DFT	11
4	Solution of Butterfly	12
5	SPAU Block Diagram	18
6	Photo of SPAU	19
7	Functional Block Diagram Signal Processing Arithmetic Unit	21
8	SPAU 1 Block Diagram	27
9	SPAU 2 Logical Block Diagram	29
10	Multiplier-Accumulator Simplified Block Diagram	32
11	Expanded Block Diagram and Packaging Information	33
12	SPAU 2 Specifications	34
13	TDC 1003 Logic Diagram (Simplified)	36
14	Cell Layout SPAU 2	39
15	Microphotograph of TDC 1003	40
16	Setup for Multiplication	42
17	Numerical Integration	47
18	Complex Multiplication	48
19	Reals Solution Only, Imaginary Solution is Similar, DFT	49
20	Diagram for Solution of Butterfly	51
21	Non-Recursive Filter	53
22	Non-Recursive Filter, Parallel Mode	54
23	Simple Recursive Filter	55
24	Single SPAU 2 Part Implementation of Single Pole Filter	55
25	Two or More Pole Recursive Filters	56
26	SPDL Logic	60
27	SPDL Layout Plan SPDL	61
28	Cellina SPDL	62
29	Cellina (CELLINB*) SPDL	63
30	Cellout SPDL	64
31	Celld (CELLDTAP*) SPDL	65
32	SPAC 1 Outputs	66
33	FFT Address Designations	72

LIST OF ILLUSTRATIONS (Continued)

FIGURE		PAGE
34	FFT Address Control Algorithm	73
35	Address Control Logic	74
36	LSI Implementation Signal Processing Address & Control Chip (SPAC) Logic	75
37	FFT Address Generator Using SPAC/CGA Approach	78
38	Logic SPAC 2	81
39	SPAC/CGA Block Diagram	79
40	Coefficient SR Cell (CEA) SPAC/CGA	83
41	Vector ADDR. Control SR SPAC/CGA	84
42	SPAC 2 Gate Check Drawing	85
43	Triple Diffusion Structure	89
44	Triple Diffusion Process	90
45	NPNP and PNP Models	93
46	EFL Circuits (barrelants) mangard significant	95
47	Operational Performance of Typical 3D-EFL LSI vs Temperature and Power Supply Voltage	95
48	EFL R/S Flip-Flop Transistor Characteristics (M. 50) 00390	96
49	Input/Output Circuits noticement isolatement	97
50	Propagation Delay for EFL and/or Cascade of [graffull xeligned]	98
51	EFL-CML-EFL D Type Flip-Flop antesmi , vino moitulos alses	99
52	Use of Saturated TTL Coupling Transistor in 3 D Diverts Almost all of Available Tl Base Current to Substrate, Leaving Only a Small (1-ap) Residual for Driving Transistor	
	T2 show leftered residual for briving transficur	99
53	Same Circuit with Addition of Resistor R2. I2 Cannot Flow	
	to Substrate and Full Value of I_2 Current is Avaliable for Drive	100
54	One Milliwatt 3D TTL Gate, τ_{pLH} = 30 nsec, τ_{pHL} = 40 nsec for RL = 4K, CL = 30 pF	101
55	3D-LSI Yield Jon SPDL JOSE Layout Plan SPDL	102
56	FFT Display Circuit	105
57	Digital Filter Demonstration Unit JO92 (*SMIJJ30) ANTIFECT	107
58	DFDU FFT Kernel Processor	108
59	DFDU Window Processor J092 (*9ATQ_J30) 5[190	110
60	DFDU Maintenance and FFT Display Console 200400 1 3A92	111

ILLUSTRATIONS (Continued)

FIGURE		PAGE
61	Photo of DFDU	112
62	DFDU, Front Panel	113
63	DFDU, Internal Construction	114

LIST OF TABLES

TABLE		PAGE
1	K-Band Report Back Demodulator FFT Butterfly Arithmetic Unit Comparisons	6
2	Kernel Processor	14
3	Features of SPAU 1	22
4	Logical Features of SPAU and SPAU 2 Organizations Size and Power	25
5	Control States and Operating Sequence, Multiplier Mode	43
6	Multiplier/Accumulator Mode	46
7	Sequence for Numerical Insertion	47
8	Sequence Using One SPAU 2	48
9	DFT Sequence	49
10	Sequence for Kernel Solution Using One SPAU 2	51
11	Sequence for Solution of Non-Recursive Filter	
12	Recursive Filter Operation Using SPAU 2	56
13	LSI Address Control Programming Code	69
14	Signal Processing Address Control LSI Functions	70
15	Salient Features of LSI Chips	87
16	3D Device Structure and Related Parameters	. 92

SECTION I TECHNICAL DISCUSSION

1.1 Purpose

The purpose of the LSI Implementation program was to design and fabricate LSI Chip types which are practical in reducing the cost of implementing digital filter applications in DOD equipment. Specific objectives are to implement Fourier Transform methods.

1.2 Development Progress Brief

This work started out examining DOD equipment for digital filter applications and centered on digital Fourier Transform methods. It was found that Fourier Transform methods are widely practiced for new designs and considered as a growth application for the general technology trend away from analog to digital equipment.

Various exploratory methods of architecture were under review for the LSI implementation. Of the three general methods for the architecture of the FFT Systems, i.e., serial, parallel-iterative, and array, the parallel-iterative was the <u>only</u> method used on the applications examined. We therefore accepted this as a rallying point for starting this investigation.

Serial methods might be attractive for LSI because of the reduced I/O lead requirements, but on the other hand, very high chip to chip data rates would then have to be used. In keeping within the data rate capability of existing MSI, the new LSI should be compatible since any practical system cannot all be new LSI, but will continue to have reliance on existing supporting hardware. This fact rules out high speed serial methods that would have to be used to supplant parallel processing as now used. The large array processor is at the other extreme of required I/O and represents overkill for the majority of applications. The parallel-iterative approach is the obvious choice for implementing essentially all applications, from parallel-iterative to full parallel array, except the strictly serial processor. Even with the

latter, the introduction of serial to parallel I/O transformation can still retain most of the LSI advantages.

The final result for the principal arithmetic unit LSI went through two major iterations and achieved both a high degree of simplicity and adaptability to general digital filter problems. This is the SPAU 2 which has a parallel multiplier-accumulator organization. Two other chips were also made LSI for implementing the addressing of input data for FFT solution. These were not general purpose but special purpose LSI which were found to have considerable weight on reducing the cost of an FFT system through their MSI replacement factor. These chips were the SPDL for Signal Processing Delay Line, and the SPAC for Signal Processing Address Control. Two designs, the SPAC 1 and SPAC 2 were made for the latter function.

SECTION II DIGITAL FILTERS

"A digital filter, in broad terms, is any device which accepts a sequence of numbers as its input and operates on them to produce another number sequence as its output." According to this definition, a digital computer or a calculator are the best known examples. However elegant these machines may be, they are perhaps never cost-effective nor capable of real time digital filtering in such applications as communications, radar, and sonar. Such jobs are typically relegated to analog filters or special purpose custom built digital filters. Analog filters are capable of the highest speed performance, but may lack accuracy, versatility, and freedom from drift. It is on these last three factors that any decision to build a digital filter rests.

The fundamental arithmetical operations of digital filters are addition, delay, and shifting. Multiplication, a product of addition, delay, and shifting is further adopted as a convenience. Thus, to build an arithmetic unit, only these four operations are considered necessary to implement in this work. Another consideration is to do each operation in parallel by digital words and increase the operational speed of the electronic machine.

The length of the digital word used in digital filters involves the accuracy requirement and the specific kind of filter used in an application. In general, recursive filters due to accumulation of quantization or round-off errors require greater word length than do non-recursive filters for a given accuracy. The first general purpose Signal Processing Arithmetic Unit design, SPAU 1, uses a 12-bit word length, sign plus 11 bits. This was a compromise since it is difficult to retain sufficient accuracy using 12-bit word length and single precision computation. The SPAU 1, has capability for double precision computation but at the expense of longer programming steps. A second design SPAU 2 also uses 12-bit word length, but all computation on the chip is carried out double precision with much better capability for retaining adequate

accuracy for digital filter problems. The trade-offs between SPAU 1 and SPAU 2 are discussed in detail in the text.

During the period of this contract, 1974 to 1977, the general yield capability of the LSI technology rose from about 5000 devices to over 40,000 devices. The initial design goals in terms of device complexity were set at approximately 15,000 devices. SPAU 1 and SPAU 2 were respectively 15,000 device and 13,000 device LSI Chips. However, the device count was never a limiting factor and much greater complexity could have been used except for practical factors such as package pin limitations. The package pin limit was set at 64 leads and standard flat-packs and dips did not increase over this limit throughout this period. Although timesharing of input/output pins can help and was extensively used in SPAU 1 a penalty is paid due to interference in loading and retrieving information, and efficient programming was more difficult. The SPAU 2 on the other hand has had four ports, two input and two output and the ports are not time-shared. This turned out to be simpler and more generally efficient.

2.1 DIGITAL FILTER STUDY

The end purpose of this work was to implement a wide class of digital fileers in LSI and determine the design requirements of such LSI. A joint study was conducted by members of the Systems Group along with Microelectronics personnel. Digital filter systems were taken under review that had previously received design attention using SSI/MSI/LSI devices. These were taken as object lessons for circuit partitioning studies and much was learned with respect to the circuit architecture for a universal arithmetic chip.

The course chosen was further defined as being one where the LSI could be used if it made common sense to do so and not otherwise. It is not expected that cost-effective LSI will be used entirely throughout a system although there may not be technical objections to doing so. For example, RAM memories, ROM's and MSI

buffer electronics will continue to be used. To exclude these fine tuned products for a ritual LSI would overburden the LSI design when it is unnecessary to do so, and detract from the LSI where it should be a worthy replacement.

When is an LSI a worthy replacement? A contemporary digital filter uses MSI/SSI off-the-shelf parts. These are typically general purpose and have considerable flexibility with respect to interconnection by the ample number of input-output leads available. On the other hand, the LSI will be lead limited and have to timeshare leads. It cannot be (the LSI) a one-for-one replacement of disjoint MSI arithmetic if it is to be a worthy replacement. This places an additional burden upon any study, for it most assuredly means that any system will also have to be reconfigured for the LSI and then it can be judged. Such was the method used. Quite naturally a certain a-priori knowledge of what the LSI was to include had to be assumed. The system study then, was a progressive learning experience from one system to the next. The LSI circuit organization was realigned for more effective and universal adaptation as the study progressed.

The first study was on a system called the "K-Band Report Back Demodulator". The FFT Kernel processor portion of this item was configured for LSI and compared with the MSI/SSI version in terms of external interconnect pins, circuit board area, maximum power, and total parts. The LSI design was based on equivalent performance factors with the MSI/SSI actual equipment. The results are shown in Table 1. The savings are approximately 60% in all four categories in favor of the LSI.

A similar study was done using the GPS x User Set (Global Positioning System) as a model. Two electronic processing blocks, the GPS preprocessor block, and the GPS demodulator blocks were redesigned for LSI with approximately the same savings as for the K-Band report back demodulator FFT, 60%.

Another way to look at the LSI and compare it with MSI/SSI savings is illustrated in Figure 1. Here the block diagram of SPAU 1 is reproduced and an estimate of the number of MSI/SSI IC's required to duplicate its function is made.

TABLE 1. K-BAND REPORT BACK DEMODULATOR FFT BUTTERFLY ARITHMETIC UNIT COMPARISONS

To maken of less	MSI/SSI K-Band Butterfly	LSI/MSI K-Band Butterfly	LSI Reduction Percentages
Total Maximum External Interconnect Pins	1434 pins	628 pins	56%
Nominal Circuit Board Mounting Area	59 in ²	35 in ²	44%
Total Maximum Power	50 watts	20 watts	60%
Total Parts	76 Dips	26 Dips	66%

As shown in the figure one, SPAU I has the equivalent electronic function of 55 TTL IC's. And, based on military grade cost of TTL in the 100 quantity price bracket, the overall equivalent worth of the SPAU I is shown to be \$747. The approximate selling price of the LSI tested to military specifications is \$207. Therefore, the direct cost effectiveness of the LSI based on only the packaged chip cost can be several times more effective than the MSI/SSI. If one were to take into account supporting hardware, stocking, incoming inspection, maintenance, spares, additional power supply support, and the like, then the cost effectiveness of the LSI can be even greater.




Figure 1. The MSI/SSI Functional Equivalence of the SPAU 1

2.2 Discrete Fourier Transform, DFT

The Fourier Series and the Fourier Integral have had power influence on physical analysis. Although not used extensively in the past except as a special analytical tool, the discrete Fourier transform, DFT, requires a rather excessive amount of computation time. With the advent of the Fast Fourier Transform, FFT, computation time is greatly reduced allowing this powerful tool to be used in real time signal processing. In this work special attention has been directed to implementation of the DFT and FFT in addition to general purpose digital filters.

However, a complete spectrual distribution of frequency terms from a sampled time series may not be required. Sometimes in real time servo applications only one or a limited set of frequency terms may be needed. Because of the hardware simplicity the DFT may then be the preferred method. Another reason is that the DFT can be computed along with data acquisition thereby eliminating the need for data storage and avoiding the latency period required by the FFT. Still another reason is based on the number of samples to be taken. The number is arbitrary in the DFT scheme; however, in the FFT pairing scheme additional complication results unless the samples are a power of two.

In the extensive literature on FFT the efficiency of the FFT over the DFT in terms of the materially reduced number of "operations" is usually given as the reason for using the FFT algorithm. The number of operations usually quoted is

No.of Operations)
$$_{FFT} = (N/2) \log_2(N)$$

No.of Operations) $_{DFT} = N^2/2$

where N = no. of data points

Now these expressions in terms of "Operations" depend on how the algorithms are implemented. In this work using SPAU 2 the kernel or butterfly operation for the FFT requires 10 steps of 200 ns each. SPAU 1 utilization is slightly faster, 1920 ns for full butterfly compared to SPAU 2's 2000 ns. The "operation" in the DFT on the other hand is only 2 steps of 200 ns each, each being a multiply and simultaneous accumulation, for 400 ns. Equating these operations performed by the SPAU 2 hardware then has the ratio of DFT to FFT time of solution as follows:

$$\tau_{FFT} = \left(\frac{N S_{FFT}}{2}\right) \log_2(N)$$

$$\tau_{DFT} = \frac{S_{DFT}N^2}{2}$$

$$Ratio = \frac{\tau_{DFT}}{\tau_{FFT}} = \frac{\frac{S_{DFT}N^2}{2}}{\left(\frac{N S_{FFT}}{2}\right) \log_2(N)} = \left(\frac{S_{DFT}}{S_{FFT}}\right) \left(\frac{N}{\log_2(N)}\right)$$

where: S_{DFT} = 2 Operations at 200 ns each using SPAU 2 (FOR REAL DATA ONLY INPUT)

 S_{FFT} = 10 Operations at 200 ns each using SPAU 2

The above formula only considers the case where input data is real for the DFT, otherwise for complex data $S_{DFT} = \frac{S_{FFT}}{2}$. Many cases where real sampled data is taken from transducers fits this case. On the other hand, complex input data is almost always required to be computed by the FFT even when the system input is only real data.

Figure 2.2.1 shows a graphical comparison of the ratio of the DFT to FFT solution time. Note that for a small number of points, less than about 32, the DFT is faster for the implied conditions. For a large number of points the FFT method is much faster. However, where a large number of points are collected for solution resolution, but where a full spectrum solution is not

otherwise required, then the breakeven curve shown in Figure 2.2.1 gives the number of DFT output points for equal solution time with the FFT.




Figure 2. Comparison of DFT-FFT Solution Time

DIRECT DFT, D2FT

The DFT for time to frequency domain is shown below. Samples are taken uniformly at period T.

$$F_K = \sum_{n=0}^{N-1} fnW^{nk} \quad , \quad K = 0, 1, 2, \cdots N-1$$
 where N = no. of samples
$$T = Sample \ period$$

$$F_K = K \frac{th}{f} \ frequency \ term \ at \ freq. \left(\frac{K}{NT}\right), \ F_K \leq \frac{1}{2T}$$

$$f_n = n^{th} \ data \ sample$$

$$W^K = e^{-j^{2\pi}K/N} = e^{-je_K}$$

$$= \cos e_k - j \sin \theta_K \quad , \ rotation \ coefficient$$

Direct solution for the Kth frequency term is then

$$F_{K} = \sum_{n=0}^{N-1} f_{n}W^{n}K = f_{0} + f_{1} \left(\cos \theta_{K} - j \sin \theta_{K}\right) + f_{2} \left(\cos 2\theta_{K} - j \sin 2\theta_{K}\right) + \cdots + f_{N-1} \left[\cos(N-1)\theta_{K} - j \sin(N-1)\theta_{K}\right].$$

For the case where the samples, f_n , are real and two SPAU 2 are used, one for computing reals and the second for computing imaginaries, the solution time is 200 ns., τ , per step for each frequency component.

This is implemented as shown in the figure below, Figure 3.




Figure 3. Direct DFT

2.3 Fast Fourier Transform, FFT

As noted in the last section the amount of computation using the D^2FT for large N and where the full spectrum is to be analyzed is proportional to N^2 . The FFT methods use a sample index sorting scheme called decimation which results in successively dividing into smaller DFT's. Carried to the ultimate on N samples, where N is a power of two, the array is decomposed to

pairs of samples or intermediate products which connect to other pairs.

Each pair forms a computational block. The operation on these pairs by a rotational coefficient is called the kernal operation or more frequently

called a butterfly, from a resemblance of the flow graph diagram to a butterfly.

For solution of the kernal or butterfly we show the diagram in Figure 4. This represents the DFT solution of two points which have been paired by the FFT scheme for time to frequency. The complex FFT points are represented by:

1st Sample
$$X_1 + jY_1$$

2nd Sample $X_2 + jY_2$

These are operated upon by the rotation coefficient functions sint and cost. The particular solution we are implementing is shown below. The primed quantities represent the transformed values.

$$X_1 + X_2 \cos \theta + Y_2 \sin \theta = X_1 + Z_1 = X_1$$

 $Y_1 - X_2 \sin \theta + Y_2 \cos \theta = Y_1 + Z_2 = Y_1$
 $X_1 - X_2 \cos \theta - Y_2 \sin \theta = X_1 - Z_1 = X_2$
 $Y_1 + X_2 \sin \theta - Y_2 \cos \theta = Y_1 - Z_2 = Y_2$

Because of the importance of the Fourier Transforms to this implementation work, the DFT and FFT are taken up in more detail in Section 3.




Figure 4. Solution of Butterfly

2.4 LSI Versus MSI Cost Tradeoff

A cost trade-off study was made on a system which we will call a Kernel Processor. This system was a major part of an ongoing design at TRW during the time of the study and represented an MSI application using available TTL MSI MIL grade chips. The LSI designs produced from this contract were taken as the object study, and approximate comparative costs were derived.

The assumptions used in the study are listed below.

- 1) The system life cycle is ten years.
- 2) Parts cost reflected to the customer are 1.43 times actual cost.
- 3) Development costs are 2.63 times actual costs.
- 4) An interest rate of 8% is used to calculate a discount factor of 67% applied to costs distributed throughout the ten year life cycle.
- 5) An attrition, warehousing, and interest costs of 10% per year is applied to all spares.
- 6) A burden factor of 26% is applied to all spares purchases.
- 7) Mounting and wiring costs of parts is 31¢ per pin based on 1-1/2 terminations per pin, including software costs.

The LSI Chip Development costs are taken up first. There is no comparable cost for the MSI trade-off since off-the-shelf MSI chips are used. This item is the greatest penality the LSI design must overcome for the custom chip design. On the other hand, at the stage when LSI chips of the capability of the SPAU are available, then the development cost would not have to be supported. We take the conservative approach for three new custom designs in this study.

LSI DEVELOPMENT COSTS (3 CHIPS)

1. Partitioning

2. Logic Simulation

3. Timing Analysis

4. Flowcharts

5. Specifications

System Engineering (3 Chips) \$95,000

1. Circuit Design

2. Circuit Simulation

3. Layout

4. Verification

5. Fabrication

6. Testing

Microelectronic Engineering

(3 Chips) \$145,000

Total LSI Development Costs \$240,000

Following the LSI Chip Development, the equipment unit development costs for the LSI and the MSI versions are derived and computed. The material and assembly labor completes the acquisition cost for the first development model built both ways. Costs are listed for both initial and recurring with a one-time 25% learning reduction for the second and subsequent systems. Table 2 shows an itemized listing of these costs.

TABLE 2. KERNEL PROCESSOR

ITEM	LSI \$INITIAL/RECURRING	MSI \$INITIAL/RECURRING
Unit Dev. Costs,860 hrs @\$15/hr	33,927/0	66,000/0
Labor	4340/3255	5915/4436
Integration Material	6830/5123	8200/6150
Spares	8015/6011	9516/7137
Publication Costs	2000/200	2000/200
Total Initial/Recurring Costs	55,112/14,589	91,631/17,923

Summing up the results it is seen that the recurring LSI costs are 23% less than the MSI version. While not nearly as spectacular as the view taken in section 2.1 (see Figure 1) this is a realistic conservative calculation which takes into account a practical system built using LSI and other available electronics.

If the LSI development costs are to be amortized, then the breakeven number of systems to be built must be 62 units. Thereafter, the savings as listed above would be realized. This calculation has not included weight and power supply savings of the LSI. For air and spacecraft electronics, these could be substantial additional advantages for the LSI.

SECTION III SIGNAL PROCESSING ARITHMETIC UNIT, SPAU, LSI

The most comprehensive LSI Chip undertaken in this work was the SPAU. The first design of the SPAU I was more complicated with more subfunctions and controls than the redesigned SPAU called SPAU 2. Both chips have advantages; however, in terms of simplicity in programming, performance, reduced power, and accuracy in carrying out arithmetic operations the SPAU 2 is superior and represented an evolutionary design step for this kind of hardware.

3.1 SPAU 1, Introduction

Much early attention was given to the SPAU 1 architecture which was derived by examining existing system applications and then partitioning these for efficient LSI usage. The systems examined were ones which used MSI chips and generally performed arithmetic in parallel for high performance. It was our contention that LSI would be proved or not based on its general acceptance as replacement hardware for MSI - not one-for-one replacement, but design concept replaceable for MSI hardware.

The most difficult item to satisfy with the LSI is the limited interconnect compared to the MSI. For parallel arithmetic this generally means timeshared I/O ports and on-chip holding and transfer word wide registers. Also, in keeping with the idea to have this SPAU as flexible and general purpose as possible, the control structure was extensive leading to complication in programming.

The SPAU I design was completed and first hardware fabricated. Tests were generally satisfactory except that a few minor problems were found. Two signal inversions and a high temperature $V_{\rm CC}$ sensitivity traced to a saturation condition in the output CML stage was noted. These were readily correctable using minor layout changes and remasking. However, extensive tests carried out on the chip suggested further architecture changes in the control structure by incorporation of a mask programmable PLA. The fixed

microcode in the origina! design was not optimum and it was envisioned that the mask programmable feature would make the SPAU more attractive for special tasks. The second layout which incorporated these changes was the subject of extensive work although later supplanted by the SPAU 2. In the next section the design aspects of the SPAU 1 are taken in detail.

3.2 SPAU 1, Design

The SPAU I has a readily understandable architecture. It does register transfer, parallel multiplication and simultaneous addition, and disjoint addition. It is programmed by means of an on-chip configuration register from off-chip microprogram control or from hardware control. SPAU 1 design handles 12-bit 2's complement parallel words. The simplified block diagram for this chip is shown in Figure 5. Three 12-bit wide inputs are provided. Each has a provision for multiplexing to one of two registers. One 12-bit work output is provided. Registers T, D, and A interface with a 12x12 bit parallel multiplier and simultaneous adder forming the product-sum D*T *A. Registers P and S interface with a fast parallel adder, forming the sum S中. Registers R and X are loaded with respective inputs and interface with an internal transfer bus. The internal bus multiplexes back to register P or to the output tristate off-chip buffers. The sign and 11-bit product, MSB's, are derived from the multiplier-adder. Provision is also available via configuration control to output the sign and the 11-bit LSB product from the multiplier in a second operation back to register A and thence to register R, etc.

The SPAU operations are sequenced and controlled by means of a clock decoder, fast (direct) control logic, and a slow (indirect) configuration register shown as C in the block diagram. Having all direct controls into the chip might further facilitate utilization of the SPAU for diverse applications; however, this would have violated the 64 leads imposed as a maximum for the LSI.




Figure 5. SPAU Block Diagram

A photograph of the SPAU is shown in Figure 6. This chip has 13,800 devices, dissipates 5.1 watts, and has a chip size of 315×351 mils. The clock period is 120 nsec, and a typical processing time for an instruction is:

ulting and 11 hours agree	t max	t typ	(nsec)
D register	60	35	
Product driver	25	15	
Product propagation	168	140	
CML R register setup	15	10	
Internal clock skew	10	2	
	278	207	

Time allocated 360 nsec




Figure 6. Photo of SPAU

The introductory functional block diagram for the SPAU is again shown in Figure 7. This portrays the control functions by means of switches connected to their respective locations. The input q is a 4-bit input signal to the clock decode circuitry. This determines which registers are to be clocked by the clock input (labled CLOCK). Input q also has one additional state, KF, which provides multiplexing control to register A for LSB retention from the multiplier.

The direct or fast controls are: Reset, RSTF; internal bus transfer, RTBT; add/subtract for the contents of P register, CADDT; tri-state output control, BZZT; and configuration register clock, Cl.

The indirect or slow controls labeled K1 through K5 in the diagram are obtained from the contents of the configuration register C. This, in turn, is loaded from the s input by the C1 direct control. Note that logical "O" state can also be loaded independent of s input. All switches in Figure 7 are shown in the logical "O" state.

The main features of the SPAU I are listed in Table 3. Reviewing this list in combination with the functional block diagram is self explanatory. Complete sepcifications of the SPAU I are given in Appendix A. Taking these features and the control flexibility offered, the principal aim of this organization for the SPAU has been made to allow pipelining digital filter algorithms through one or more of these LSI chips depending upon performance requirements.

Appendix B is a detailed layout and circuit design discussion for the SPAU I. The method of layout, cell placement, signal routing, schematic diagrams of all cells are given.




TABLE 3. FEATURES OF SPAU 1

- LS-TTL COMPATIBLE INPUT/OUTPUT
- TRISTATE TTL OUTPUTS
- TTL INPUTS
- TIME MULTIPLEXED INPUT/OUTPUT
- SYNCHRONOUS SELECTABLE REGISTER RESET
- INTERNAL CONTROL STORAGE
- INTERNAL REGISTER ADDRESSABILITY
- MOST REGISTERS EDGE TRIGGERED D TYPE
- OPERAND INPUT HOLDING REGISTERS FOR ALL ARITHMETIC FUNCTIONS
- A RESULT STORAGE REGISTER FOR EACH ARITHMETIC FUNCTION
- ONE NON-LIMITING TWO'S COMPLEMENT ADDER WITH ADD/SUBTRACT CONTROL
- ONE LIMITING TWO'S COMPLEMENT ADDER WITH ADD/SUBTRACT CONTROL
- ONE TWO'S COMPLEMENT MULTIPLIER
- TWELVE (12) BIT PRECISION WITH 23 AVAILABLE PRODUCT BITS
- OUTPUT SCALE BY HALF/NO SCALE
- INTERNAL ACCUMULATE FUNCTION ON LIMITING ADDER

3.3 COMPARATIVE ANALYSIS OF SPAU 1 AND SPAU 2 DESIGNS

Two variations of circuit organizations for LSI processing of digital data have evolved. Both of these address the general problem of 12-bit parallel word iterative processing for general purpose digital filtering and FFT in particular. The SPAU I was the earlier concept while the SPAU-2 approach was more recently evolved as a simplified architecture approach. The purpose of this analysis is to review both designs on a logical block basis and draw some comparisons. The main equivalence conditions adopted for this analysis is that the operational processing time is the same for both and the LSI packaging constraints in terms of number of pins available are the same; 64 pin DIP packaging is assumed.

3.3.1 Logical Block Diagrams

SPAU 1

The logical block diagrams for the SPAU variations are shown in Figure 8 and Figure 9, respectively. Both of these have four ports for I/O. In the case of the SPAU, three ports (each 12 bits wide) are timeshared inputs feeding six registers. The two main operations performed are multiplication, simultaneous addition/subtraction in the "multiplier" block and disjoint addition/subtraction in the parallel adder/subtractor block. These two main operations can be performed simultaneously with respective outputs stored to two additional registers R and X. The two registers are then multiplexed to the chip output port on demand or internally multiplexed to the P register holding one of the operands interfacing the adder/subtractor. Due to the large number of on-chip registers and controls required most of the clocking and controls are indirect utilizing a four bit clock decode block on the contents of register C provided to store controls required less frequently used (so called slow controls). Also, direct fast controls are available for clock timing,add/subtract control,internal signal mux, round, scale, two input register reset/set over-ride controls, and output tristate.

The basic processing rate of the SPAUl is one microcycle period of 120 ns for an Add/subtract and two microcycle periods or 240 ns for a multiply-simultaneous addition. The complexity of the control structure is such as to generally require a pipelined approach to solving an algorithm and obtaining efficient use of the processing capability.

23

SPAU-2

The SPAN-2 logical block diagram is shown in Figure 9. This is a considerable simplification over the former. Input ports are direct to the registers interfacing the 12-bit parallel multiplier. Two output ports are provided for the least significant product/cumulation and the most significant product/cumulation. All controls are direct. The SUB control either subtracts or adds the contents of the accumulator to the multiplier product for the next microcycle operation. The ACC control enables the accumulation or disables (adds zeros to product) such that the product is available at the outputs or the product/cumulation is available. Note that ACC and SUB are in the feedback loop with the result that no clear or initialization setup is ever required. Four additional bits are available making the total cumulation capacity 27 bits. The typical microcycle period is 175 ns for multiplication/accumulation.

Table 4 shows the salient comparative features of the two organizations from a logical block point of view.

3.3.2 Comparative Advantages and Disadvantages

SPAU

The chief advantage of the SPAUI organization is one which allows two disjoint operations to go on simultaneously, i.e., multiply/sum and summing operations. In principle, one multiply and three sums can be conducted in 250 ns for a maximum operation rate of (250/4) = 62.5 ns per operation. However, this typically can't be sustained in a normal problem algorithm-solving way due to the timeshared terminals and the indirect controls. One particular type of problem, FFT, that has been studied at length shows a practical rate of 192 ns per operation.

The SPAUI has hardware limiter and scaling provisions. These are necessary due to the limited number field available. The control structure is fairly complicated and the clock decoder has a limited set, 16, of control combinations. This control set can be changed by mask programming to an optimum set for a particular service such as FFT use.

TABLE 4. LOGICAL FEATURES OF SPAU AND SPAU 2 ORGANIZATIONS SIZE AND POWER

I TEM Second Tela (S	SPAU	SPAU-2	REMARKS
Input Ports	3, timeshared to 6 destinations	2 direct	is constituelle. Thus, to
Output Ports	1, internal MUX from 2 sources	2 direct	The chief advantage
Main Operations	D*T± A,250 ns S± P,125 ns	X*Y.#A,175 ns	SPAU permits simultaneous operations
Product Significance	SGN +22 SGN +11 MSP,250 ns SGN +11 LSP,500 ns		SPAU timeshares' output port for MSP and LSP
Accumulator Significance	SGN +11, 125 ns	SGN +26,175 ns	Much greater significance for SPAU 2
Hardware Limiting	Yes	No	Pro Impaga (avabrad)
Scaler	Yes	No and angeons	o unidoed highs as kined is
Controls	7 direct 13 indirect	9 direct	cattons. This study bus SPAU-2. Two simples wol
Packaging	64 lead DIP	64 lead DIP	operation of the light of the l
Power	5 watts	2.5 watts	Power reduction, SPAU 2
Device Complexity	15,000 devices	12,000 devices	Reduced complexity,SPAU 2
Chip Size	315 x 351 mils	256 x 256 mils	Smaller chip size, SPAU 2 Smaller package, SPAU 2

SPAU-2

The SPAU-2 organization in contrast to the other, features direct controls and simplicity. Our experience with users is that it is considered preferable perhaps because of just these reasons.

The operational rate of SPAU-2 is a multiply and summation in 175 ns or 88 ns per operation. In the next section several digital filter problem-solving sequences are shown. Using the FFT kernel sequence, 200 ns (worst case) per operation is obtainable. Thus, it compares favorably with the SPAU organization as far as speed goes.


The chief advantage of the new organization other than the simplicity is the extended accuracy available due to the additional four bits of accumulato significance. The SPAU 2 allows double precision arithmetic, yet this is transparent to programming. Also, the LSB's are brought out directly and available without additional sequencing time.


3.3.3 Conclusions on the SPAU Alternatives

The development effort on the SPAU 1 LSI was well spent. It has directly led to extensive circuit development as well as a critical study of alternate architecture concepts and their effectiveness in actual user applications. This study has identified a simplified SPAU architecture called SPAU-2. The simpler approach is clearly the more useful LSI architecture. It has extended accuracy and is more readily understandable and accepted by users. Also, it has less power and the same operational throughput as the original SPAU. The programming is materially simplified.


For these reasons, the SPAU-2 design was adopted over the SPAU 1 implementation. The hardware delivery was completed using this more acceptable design. The -2 chip will directly replace the SPAU in all applications we have studied. A case example is the DFDU (Digital Filter Demonstration Unit) described in Appendix C. Here the -2 can replace the SPAU in the FFT Processor and better augment the output processor in a more efficient way, primarily because of the extended significance of the accumulator requiring materially less supporting chips.

This conclusion and indeed the -2 concept itself is based not only on the studies carried out under the LSI Implementation contract, but through a continued interface with users and potential customers for this type of hardware over the past two years. Therefore, this conclusion is not lightly drawn but believed to be in the best tradition of practical development experience.





LOGICAL BLOCK



CONTROLS

CLK X, XIN REGISTER CLOCK

CLK Y, YIN REGISTER CLOCK

CLK L, LSP REGISTER CLOCK

CLK M, MSP REGISTER CLOCK

TRIL, LSP THREE STATE CONTROL

TRIM, MSP THREE STATE CONTROL

RND, ADDS 2-12 TO PRODUCT (FRACTIONAL 2'S COMPLEMENT FIELD)

START ACC, INITIALIZES ACCUMULATOR TO NEXT PRODUCT

SUB, CONTROLS ADDITION/SUBTRACTION

Figure 9. SPAU 2 Logical Block Diagram

3.4 SPAU 2, Multiplier-Accumulator Design

The Multiplier-Accumulator LSI Chip organization is a rather obvious one for digital signal processing. However, it can rightfully be classed as an innovation because it has only been recently practical in a real sense to integrate this amount of circuit complexity on a single chip. The LSI to VLSI evolution now makes this a cost effective means for fast hardware solutions to digital filter problems. The classical methods of carrying out such operations involve register transfer, multiplication, and summation of products. In fact, a full parallel word pipelined array processor can have little else but such LSI if the ultimate in real time performance is required.

This design, the SPAU 2, was spawned by the parallel work on the SPAU 1 and the on-going work with large parallel multipliers. In connection with customer surveys on use of multipliers it was apparent that the majority of applications used multiplier-adder/accumulator organizations, but the hardware was disjoint and separate. We also queried customers both here at TRW and in the field regarding the application of the SPAU 1, but found certain reluctance toward the extensive need for control programming. Main thoughts triggered the multiplier-accumulator approach, and as discussed in the last section, changed our thoughts on how to accomplish the best compromise. We think the SPAU 2 represents this.

In this section, we discuss the design and follow by showing the use of the LSI chip in typical digital filter applications.

The simplified block diagram for the SPAU 2 is shown in Figure 10.

Two inputs X and Y are shown at the top. These are TTL level inputs, each accepting 12 bit two's complement numbers in parallel. These are clocked into input registers using separate clock signals.

The input registers interface directly with the 12x12 bit parallel multiplier. This is an asynchronous logic array which computes continuously producing a 24 bit product. (Sign followed by 23 bits, see I/O number format.) So, as soon as new operands are clocked into the input registers, the multiplication sequence starts. At the product edges of the multiplication array an additional set of adders is provided. The 24 bit product is increased to 27 bits in significance by extending the sign into the higher order bits. The 27 bit adder then accepts directly the product and a 27 bit number from the output register. The output from the adder is directly connected to the 27 bit output register/accumulator. A 27 bit output under 3-state control is buffered to TTL output levels. Two 3-state controls are provided and explained later in the text. Figure 11 is an expanded block diagram and Figure 12 are the I/O specifications for the SPAU-2.

Two controls are provided to allow either a straight multiplication mode or the multiplication-accumulation mode. The Accumulate control in the high state passes the output signal to the adder, and the contents of the output register (from the previous operation) are added to the new X, Y product. When the ACC control is in the low state, logic zeros are fed back to the adder disabling the accumulate mode and allows the product only to be captured by the output register/accumulator.

The second control, Add/Sub, is only active in the ACC mode. This control either adds or subtracts the contents of the output register to the next summation cycle. In keeping with 2's complement arithmetic, when subtracting the feedback signals are complemented and a logic l is introduced into the LSB position of the adder.




Figure 10. Multiplier-Accumulator Simplified Block Diagram




Figure 11. Expanded Block Diagram and Packaging Information

absolute maximum ratings over operating temperature range

Supply voltage														-0.5 to 7.0 V
Input voltage														
Output voltage														
Operating temperature range	100													. 0°C to 70°C
Storage temperature range .														-85°C to 150°C
Lead temperature (10 seconds)														
Junction temperature														

recommended operating conditions

Similar Date TATH	1	DC100	13	UNIT
HALLY STATE AND A POLICE AND A	MIN	NOM	MAX	-0
Supply voltage, V _{CC}	4.6	5.0	5.5	V
Clock pulse width (measured at 1.5 V level)	25		T to	ns
Input register setup time, τ_S (see Figure 1)	5			ns
Input register hold time, TH (see Figure 1)	15			ns
Operating ambient temperature	0		70	3

electrical characteristics over recommended temperature range

DARAMETER	TEST CONDITIONS		TDC10	03	UNI
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	Oiti
VIH High-level input voltage		2.0			٧
V _{IL} Low-level input voltage				0.8	٧
V _{OH} High-level output voltage	V _{CC} = NOM, I _{OH} = -0.4 mA	2.4	2.7		V
VOL Low-level output voltage	Vec - MIN, IOL - 4.0 mA	July -dj-y	0.3	0.5	V
IH High-level input current	V _{CC} - MAX, V _{IH} - 2.4		-2	75	МА
I _{IL} Low-level input current	V _{CC} - MAX, V _{IL} - 0.4		-5	-75	μА
I _{IN} Clocks	V _{CC} = MAX, V _{IH} = 2.4			76	μA
I _{IL} Clocks	V _{CC} - MAX, V _{IL} - 0.4	11		-0.75	mA
I _{CC} Supply current	V _{CC} - NOM	7 1 1000	500	750	mA

At T_{ambient} = 25°C, V_{CC} = NOM.

switching characteristics, V_{CC} = 5.0, T_A = 25°C (see Figure 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Multiply accumulate time, input register clock To output register clock, TMA	uns 30°		150	175	ns
Output delay	ссеох нан гир, лее, Ако бол	strange.	4	60	ns
Three state output delay Output enable Output disable		200	40	50 40	ns ns

Figure 12. SPAU 2 Specifications

^{*} Clock P is two equivalent clock input loads.


The multiplication/accumulation cycle is terminated when the output register is clocked. The complete cycle is measured from input clock to output clock, a period of 175 ns under worse case room temperature conditions. At 75°C ambient temperature the worse case period is 200 ns for the SPAU-2. Continuous operation at this 5 MHz rate can be maintained. The controls ACC and Add/Sub must be held in the same state over the multiplication/accumulation cycle; consequently, these signals are registered and clocked with the input register clock signals. Either CLKX or CLKY, whichever was last, holds the control state. Logically, this is a CLKX OR CLKY signal.

Logic Diagram

A simplified logic diagram for the SPAU 2 chip is shown in Figure 13. Only a 3x3 multiplication array is drawn to make things easier to visualize, also the input registers are not shown. Note that the multiplication array is approximately a square matrix of adders, actually an n by n+1 array while the peripheral adder section is a 2n linear array. Four additional MSB are appended to the adder to allow for number expansion while accumulating. As can be seen from the diagram, the maximum number of stage delays for multiplication is 2n+2 while for accumulation the stage delays are 2n+3, where a stage delay is taken as a full adder delay. In the latter case the extra 3 delays are due to the extended significance given to the adder/accumulator. Each full adder is implemented by two level gates; consequently, the average gate delay is less than 3 ns in the SPAU 2.

For multiplication and accumulation both operations are simultaneous so no additional delays are encountered. This is the most attractive feature of the organization compared to disjoint multiply then accumulate hardware.

The subtract control complementer in the feedback path is an exclusive OR gate enabled by the ACC control, shown as an AND gate in the Figure 3.4.4 diagram. The LSB 1 injection is a simple AND gate.



A third input signal not discussed before is the RND control. The RND control injects a logic l into the multiplier array at bit significance 2^{-12} using 2's complement fractional notation. Although injected into the multiplier array, the X and Y operands do not operate on the RND signal. It always adds 2^{-12} to the product. The purpose of this will become apparent after we discuss the output provisions. The RND control like the other controls must be held stable through the multiplication cycle so it is registered and clocked by input clocks CLKX or CLKY, whichever was last.

It is anticipated that a number of users may want to use smaller number fields than 12 bits for both X and Y inputs. In these cases, the prescribed number of bits are connected to the lessor significance bit positions and the sign is extended in the MSB positions. This is easily accomplished by hardwiring the higher order inputs to the sign. Input buffers are provided on all inputs which exhibit very low external drive source and sink requirements. Although the input circuits are TTL compatible the source and sink current requirements are typically less than 10 mamps. Consequently, no appreciable increase in load is incurred by hardwiring the sign extended bits.

Figure 11 illustrates the division of the 27 bit output register into two parts, a most significant product (MSP) part and an LSP part. The MSP part is 16 bits long and has a separate 3-state control, TRIM. The LSP part is 11 bits long and 3-state control TRIL enables the output (the outputs are enabled when these controls are logic "O"). Many users may only need the MSP for single precision operation and a 16 wide data bus is commonly used; consequently, the 3-state controls were selected this way. The LSP outputs can be hardwired to the same bus if desired. For that matter, all inputs and outputs can be placed on the same bus if desired and time shared by use of the 3-state controls and the input register clock controls. This feature which is common to

TRW's LSI product line has enjoyed a good deal of user acceptance for all paralellel iterative processing. A small amount of overhead time sufficient to sequentially load the two input registers is required when operated in this single bus mode.

Returning to the RND control, when in the logic l state this adds 2⁻¹² to the product/accumulation. Checking with the number field format shown in this article, it is seen that this rounds off the MSP when using single precision results and reduces the truncation error. However, this is only true if the operands used have 12 bit number fields. If this feature is to be preserved for smaller input number fields, then the inputs should be "left justified" (sign occupying the chip sign position and zero filling the right hand remaining positions) instead of the sign extended connection mentioned above. A few moments reflection on the matter should convince you of the rationale for this.


A cell layout diagram of the SPAU 2 is shown in Figure 14.

The actual cell layout has almost one-to-one correspondence with the block diagram. The AX labled cells are full adders which form the main multiplier array. Variations on the full adder cell surround the central core. The adder/accumulator cells labeled ACL and ACM are shown on the right side and bottom. Input and output registers interface directly with I/O bonding pads around the periphery. So, not only in circuit practice, but in actual device layout practice this multiplier/accumulator combination works out to be superbly simple. Additional circuit cells used in the SPAU 2 over these in SPAU 1 are shown in Appendix D.

The chip size is 256 x 256 mils (6.4 x 6.4 mm) and has 64 leads including five for power and ground. The typical power dissipation is 2.5 watts. With this power and number of leads a 64 lead DIP package with an integral heat sink with the case temperature at is employed. Operation in still ambient air / 125°C for the military version of the MAC12 is practical without any additional thermal crutches. The number of transistors and resistors implementing this chip is approximately 13,000.

A microphotograph of SPAU 2 is shown in Figure 15.

38



NOTES

1. 612F 256 > 256 MILS

2. 64 PINS

Figure 14. Cell Layout SPAU 2




Figure 15. Microphotograph of TDC 1003 (#141212-77)

3.5 SPAU 2 Typical Application

In this section several typical applications of the SPAU 2 are examined. These, of course, represent a small subset of cases where the chip can be used to advantage. Most of the examples take cases where repetitive high speed arithmetic is to be performed using a minimum of off chip control signals.

It is interesting to note the new freedom the multiplier/accumulator offers to digital processing methods. When reviewing the literature on the subject one is struck with the fact that algorithm methods invariably follow the practice of eliminating as much multiplication processes as possible in preference for add/subtract. With the SPAU 2 both multiplication and simultaneous addition/subtraction is the built-in feature representing the best utilization of hardware for maximum operational throughput. Therefore we suspect there is a large body of untapped utility that the multiplier/accumulator organization offers to the filter algorithm field. The availability of this first product innovation, should provide the spark to promote more efficient means for its utilization.

In this section we first explore the fundamental operations permissible with SPAU 2 and then extend these to several cases of sequences typically used for digital filtering problems.

A second very important feature is the question of retaining adequate accuracy against scaling and truncation errors. Error analysis shows that in most practical filter systems a 12-bit number scheme can be used if close attention to programming and double precision arithmetic is carried throughout. The SPAU 2 does all operations using full double precision yet this feature is almost transparent to the user. Programming is greatly simplified.

3.5.1 Use of SPAU 2 in the Multiplier Mode

To emphasize principle features of the chip, we take as the first case one where accumulation is not desired and the operation is multiplication only. This is also the mode used for initialization of the first step used in a sequence of multiplication/accumulation. The format, shown in Table 5, lists the states of the control signals prior to clocking the input/output registers. A single system clock signal is assumed where there is a small but defined source/transmission delay between the source of the operands and clock inputs to the chip. The operand source delay plus the transmission must be greater than 10 ns and less than Tma-Ts, where Tma is the multiplication/accumulation period and Ts is the input register set-up time. This is a conventional type of consideration for D type register elements and guarantees maximum operating speed.




Figure 16. Setup for Multiplication

Figure 16 shows the connections for the SPAU-2 when operating in the multiplication mode only. Table 5 shows the control states and operating sequence. Steps 1 through 4 illustrate a typical iterative multiplication procedure showing a new product available at the output registers after each 200 ns.

TABLE 5. CONTROL STATES AND OPERATING SEQUENCE, MULTIPLIER MODE

1	INPUT DATA				٥	CONTROLS	8		8.	OUTPUT DATA	45
	*	ACC	SUB	RND	CLKX	CLK Y	CLKP	TRIM	TRIL	CONTENTS OF OUTPUT REGISTER	CUMULATIVE
	٨,	0	0	0	ਪ	Л	0	0	0	(PREVIOUS OPERATION)	0
	۲2	0	0	0	Л	Л	ъ	0	0	۰, ۲ x	200
12000	۲ ₃	0	0	0	Ъ	Л	ъ	0	0	x ₂ · V ₂	400
The state of	>	0	0	0	Ъ	Ъ	ч	0	0	×3. +3	009
	ETC -		1								
5 10 11 11	, '	0	0	1	口	口	Ъ	bh.E		x ₆₁ • Y ₆₁	9n 1 (1)
	Y ₁₊₁	0	0	0	П	4	Ъ	0	0	x _i • Y _i + 2 ⁻¹²	0 5 6
	Y , + 2	0	0	0	Ъ	Ц	ਪ	0	0	X;+1 * Y;+1	23 35 37
	(1-2-22)	0	0	0	Ъ	7	0	0	0	(PREVIOUS OPERATION)	n in
	٠-	0	0	0	Ъ	Ъ	Ъ	0	0	x, • (1 • 2 · ²²)	6 9 919 16
	, ,	0	0	0	口	7	Т	0	0	,×,	er Laur
	, <u>, </u>	0	0	0	Л	7	Т	0	0	Y, • (100.22)	3.1 3.1
	٠٠,	0	0	0	0	7	Ъ	0	0	٠٧,	
		0	0	0	0	Ъ	ъ	0	0	A the the	10 A
	•				0	0	Ъ	0	0	301 301	ed Option

The ACC control is held at logic zero for this mode which disables the feedback to the adder. The outputs to the package pins go through the 3-state TTL buffer under the TRIM and TRIL controls. TRIM is the 3-state control for the 16 MSP outputs and TRIL is the 3-state control for the 11 LSP outputs. Logic zero state for TRIM and TRIL enables the outputs to the low impedance TTL level states. In case one were to time share the outputs to the same bus, then TRIM and TRIL would be used to first read one portion of the product out to the bus and then the other.

The sequence in Table 5 under steps 5 through 7 shows the result of using the RND control in step 5. As shown in step 6 this adds the quantity 2^{-12} (two's complement fractional notation) to the product. Typically, RND would only be used if one were outputting the MSP and wanted to "round" and thereby reduce the error introduced by truncation.

One of the basic operations of transfering a number from the input of SPAU 2 to the output is the special case of multiplication where the coefficient is unity. This is illustrated in Table 5 under steps 8 through 13. Scaling and negation are also similar operations which use an appropriate coefficient for the multiplier. The notation we have adopted for the two's complement numbers is to treat the number field as fractional with the binary point located immediately after the sign bit (for numbers input to the multiplier). With this notation a true +1 unity value is not quite available and the closest quantity to it is $(1*2^{-11})$. On the other hand, a true -1 of unity absolute value is available and this will negate the input variable exactly and transfer to the output as shown in either steps 12 or 13. For those of you who are not 2's complement buffs you may want to review the format notes shown at the end of this section. For those of you who are, we show step 14 where -1*-1=1 which is permissible in the SPAU 2 because extended significance is provided by additional adders in the output circuits.

Once an operand is loaded into the input register by the respective input clock the value will be held until changed. This is illustrated in steps 11 through 14. This concludes the multiplier features and we examine next the accumulator mode.

3.5.2 Use of SPAU 2 in the Accumulator Mode

Table 2 illustrates the multiplier/accumulator mode for the SPAU 2. We take as a first case a simple counter where the modulus is (X_1*Y_1) . Note in line 1 that the only initialization procedure is to place the ACC control at logic 0 and at Tma time later (200 ns) the first count value (X_1*Y_1) is available at the output register. At step 2, ACC=1 is loaded into its holding register. Successive accumulation of the counting modulus is shown in steps 3 and 4.

The effect of the SUB control is shown in steps 4 and 5. SUB, negates the number fed back to adder. Consequently, the numbers added are $(X_1*Y_1)-3(X_1*Y_1) = -2(X_1*Y_1)$. Positive accumulation is then restored at step 5 and the count proceeds in ascending order to zero at step 7.

In Table 6 the dash marks are a "don't care" state. The controls ACC, SUB, and RND are registered controls loaded by CLKX or CLKY. TRIM and TRIL do not effect the internal operation.

Steps 8 through 13 show the solution of an arbitrary function: $F(X,Y,Z,K) = X^2-Y^2+Z^2+KZ-K.$ This would normally take 4 additions and 4 multiplications, whereas the SPAU 2 does this in 5 steps of 200 ns each; thus, computing the function in one microsecond yielding a full double precision result.

TABLE 6. MULTIPLIER/ACCUMULATOR MODE

	INPUT	INPUT DATA	ins	10		0	CONTROLS			70	OUTPUT DATA
REF	OPERAND	OPERAND	ACC	SUB		RND CLKX	CLKY	CLKP	TRIM	TRIL	CONTENTS OF OUTUPT REGISTER
-	x,	٨,	0	0	0	ਪ	Л	и	0	0	(PREVIOUS OPERATION)
2		٨,	-	0	0	0	Л	Ъ	0	0	(x, · Y,)
. 63		100,00	- 2			0	0	工	0	0	2(x, · v,)
	x,	UNE.	-	-	0	口	0	工	0	0	3 (x1 . x1)
w	x,	SLR	1	0	0	Л	0	П	0	.0	2 (x1 . x1)
0		0	1		,	0	0	Ъſ	0	0	('A. 'X)-
1		10113	aci		,	0	0	ъ	0	0	0
00	>		0	0	0	口	Ъ	П	0	0	(x1.x1)
0	×	×	-	1	0	口	IJ	П	0	0	Z
10	2	2	· Par	0	0	口	IJ	T	0	0	z*.z*
11		×		0	0	0	Ъ	Л	0	0	x2. x2 + 23
12	-1	670	-	0	0	7L	0	Л	0	0	X2.42+52+KZ
13	100	6. 9 900	1	,		0	0	T	0	0	x2.42+22+KZ.K
										1	-

3.5.3 Example for Numerical Integration

Based on the area under a parabolic arc, Simpson's rule is an accepted method for numerical integration of a sampled data sequence.

Let a function y(t) be sampled at n+1 points, such that y_0, y_1, \ldots, y_n are equally spaced at an incremental interval T. Assume that n is even. Then according to Simpson's rule (see almost any calculus textbook), the area A_S under the curve y(t), given by

$$A_S = \int_{t_1}^{t_1 + nT} y(t)dt, \qquad (1)$$

may be approximated by

$$A_{S} = \frac{1}{3} (y_{0} + 4y_{1} + 2y_{2} + 4y_{3} + 2y_{4} + \dots + 4y_{n-1} + y_{n}). \tag{2}$$

This is generally more accurate than the so-called trapezoidal rule

$$A_{T} = \frac{1}{2} (y_0 + 2y_1 + 2y_2 + \dots + 2y_{n-1} + y_n), \tag{3}$$

which approximates the function y(t) by straight-line segments and therefore fails to take account of curvature.

An accumulation of the terms in Equation (2), therefore, implements Simpson's rule explicitly, where it is necessary only to input the sequence of sampled points and the appropriate sequence of weighing coefficients. After any step m, where m<n, the contents of the accumulator are \widetilde{A}_m , which is an approximation to the running integral up to that point. When m = n and the accumulation is terminated with the proper weighting coefficient (see Note), the evaluation is complete and $\widetilde{A}_n = A_S$.

$$y_0, y_1, y_2, \dots, y_n$$

$$\underbrace{\frac{1}{3}, \frac{47}{3}, \frac{27}{3}, \dots, \frac{1}{3}}_{\bullet}$$

Figure 17. Numerical Integration

TABLE 7. SEQUENCE FOR NUMERICAL INSERTION

IN	PUT				cc	NTROLS				
x	Y	ACC	SUB	RND	CLKX	CLK Y	CLKP	TRIM	TRIL	OUTPUT REGISTER
Y ₀	T/3	0	0	0	7	ς	0	0	0	FUT DUALS S
٧,	4 T/3	1	0	0	7	ζ	ረ	0	0	Y ₀ T/3
Y2 =	2 T/3	1	0	0	7	ζ	۲	0	0	Y0 T/3 + 4 Y1 T/3
Y ₃	4 T/3	•	0	0	ነ	کر	ረ	0	0	Y ₀ T/3 + 4 Y ₁ T/3 + 2 Y2 T/3
Yn	T/3	1	0	0	Л	7	7	0	0	,
. I lgl	Cont & a	r)up		u an	ray la	6.9 Tunns	7	0	0	Ã-F (T2 Y)

NOTE: To avoid termination error, based on Simpson's rule outlined above, the integration should terminate on an odd number of samples (n even) with a weight of T/3, as shown. If it is necessary to terminate on an even number of samples (n odd), then it is a good approximation to keep the sequence up to that point and terminate with a weight of 2T/3.

3.5.4 Example for Complex Multiplication

Given two complex numbers Z_1 and Z_2 and multiplying these we have

$$Z_1 = X_1 + jY_1$$
 $Z_2 = X_2 + jY_2$
 $Z_1 * Z_2 = X_1 * X_2 - Y_1 * Y_2 + j(X_1 * Y_2 + X_2 * Y_1)$
 $= X + jY$

A diagram for this operation is shown in Figure 18.




Figure 18. Complex Multiplication

TABLE 8. SEQUENCE USING ONE SPAU 2

	HER LOW TO THE	I I BEST	10 1		NTROLS	CC		11191		UT	INP
1	OUTPUT TERMINALS	TRIL	TRIM	CLKP	CLKY	CLK X	RND	SUB	ACC	Y	×
1		1	1	0 1	کا	7	0	0	0	Y2	γ,
1		1	1	7	J	7	0	1	1	Υ,	×,
	x-x1 *x2 - Y1 * Y2	0	0	7	7	7	0	0	0	Y,	×,
ŀ		1	1	7	J	7	0	0	1	Υ,	×2
1	Y-X1 "Y2+X2 "Y1	0	0	7	0	0					-

To compute this using disjoint adder-multiplier means requires 4 multiplications and 2 additions for 6 operations. Here we see that one SPAU 2 in four steps computes the complex product in 800 ns. It is clear that using two chips, one operating on the reals and the other the imaginaries, would compute in 400 ns.

48

3.5.5 Example for Discrete Fourier Transform Solution

Solution of the DFT was shown in Section 2.2. The connections and tabular listing of the controls are quite simple with the SPAU 2. These are shown in Table 9 and the diagram Figure 19.




Figure 19. Reals Solution Only, Imaginary Solution is Similar, DFT

TABLE 9. DFT SEQUENCE

					ONTROLS	C				PUT	IN
1	OUTPUT REGISTER	TRIL	TRIM	CLK P	CLKY	CLK X	RND	SUB	ACC	Y	x
d		1	1	ረ	አ	ነ	0	0	0	1	6
2	to	1	1	Y	7	Y	0	0	1	cos θ _k	11
4	$t_0 + t_1 \cos \theta_k$	1	1	کا	۲	Y	0	0	1	cos 20k	12
				1			1	1	1	1	1
	$t_0 + t_1 \cos \theta_k +$ $t_{N-2} \cos (N-2)\theta_K$	•	•	ኃ	ረ	ኃ	0	0	•	COS (N·1)0 k	¹ N-1
2	$t_0 + t_1 \cos \theta_k + t_{N-1} \cos (N-1)\theta_K$	0	0	ረ	0	0					

3.5.6 Example for Computing the Kernel in Solution of the FFT Using SPAU 2

The arithmetic operation discussed in section 2.3, solution of the complex arithmetic in connection with FFT problems finds a ready answer using the SPAU 2.

For solution of the kernal or butterfly we show the diagram in Figure 20. This represents the DFT solution of two points which have been paired by the FFT scheme for time to frequency. The complex FFT points are represented by:

1st Sample
$$X_1 + jY_1$$

2nd Sample $X_2 + jY_2$

These are operated upon by the rotation coefficient functions \sin^{θ} and \cos^{ϕ} . The particular solution we are implementing is shown below. The primed quantities represent the transformed values.

$$X_1 + X_2 \cos \theta + Y_2 \sin \theta = X_1 + Z_1 = X_1$$

 $Y_1 - X_2 \sin \theta + Y_2 \cos \theta = Y_1 + Z_2 = Y_1$
 $X_1 - X_2 \cos \theta - Y_2 \sin \theta = X_1 - Z_1 = X_2$
 $Y_1 + X_2 \sin \theta - Y_2 \cos \theta = Y_1 - Z_2 = Y_2$




Figure 20. Diagram for Solution of Butterfly

TABLE 10. SEQUENCE FOR KERNEL SOLUTION USING ONE SPAU 2

INP	TUT				C	ONTROL	S			CONTENTS
X	Y	ACC	SUB	RND	CLKX	CLKY	CLKP	TRIM	TRIL	OF OUTPUT REGISTER
x ₂	cosθ	0	0	0	Л	Л	ding n	0	0	1 757 () 1 89 to
× ₂	SIN 0	1	0	0	Л	Л	7	0	0	$x_2 \cos \theta$
× ₁	namer:	dag	0	0	J	J	Л	0	0	X2COS0+Y2SINO
×1	1	1	1	0	,	7	7	0	0	X1+X2COS0+Y2+ SIN0-X1
X ₁	1	1	0	0	V	Л	Л	0	0	-Z ₁
× ₂	SIN 8	0	0	0	Л	7	Л	0	0	x ₁ -z ₁ = x' ₂
Y2	cosθ	1	1	0	Y	V	Л	0	0	×2 SIN
Υ1	Holm	10 (0	0	0	J	Л	Л	0	0	-X2SIN# +Y2COSE
٧1	pa 12 h	e ' vd	Saute	0	T	7	7	0	0	Y1-X2SIN0+Y2+ COS0-Y1
Υ1	an tam	1	0	0	Л	7	Л	0	0	-Z ₂
	es Equac	230	40	2.150	0	0	J	0	0	-Y1-Z2 - Y'2

For this implementation, 10 steps of 200 ns each for a total period of $2\mu s$. is required. The sequence can be arranged to use -1 as the multiplier. The twelve bit 2's complement fractional number field includes $1-2^{11}$ but not 1. Alternative schemes which use a partial integer field also avoid error, but would have to accept a loss in accuracy due to representing a quantity such as $\cos\theta$ with less significant digits.

For the case where two SPAU 2 were to be used it is apparent that only five steps are required, one computing X_1^i and X_2^i , while the other computes Y_1^i and Y_2^i .

3.5.7 Non-Recursive Filter Implementation

The DFT and the butterfly are examples of non-recursive filters since the outputs do not operate on the inputs in a feedback mode. More typical cases of non-recursive filter implementation with SPAU 2 are discussed in this section.

The non-recursive filter is shown in Figure 21. This has the transfer function H(z). $H(z) = h_0 + h_1 z^{-1} + h_2 z^{-2} + h_3 z^{-3}$

The h's are weighting coefficients applied to delayed sample data, where z^{-1} represents one sample period delay, z^{-2} represents two sample period delays, etc. The zeros of this transfer function can be found by setting H(z) = 0 and solving the polynomial for z. Filters of this type can be used for smoothing noisy data, windowing the DFT, and as a part of more complex filters. A block diagram is shown in Figure 21.




Figure 21. Non-Recursive Filter

To implement the filter using one SFAU 2, the input data X_t is held at one of the inputs for the duration of the filter delay, four periods for the Figure 21 case. Successive operation by the weighting coefficients and cumulation of the products is then stored in the output register. The sequence is shown in Table 11.

TABLE 11. SEQUENCE FOR SOLUTION OF NON-RECURSIVE FILTER

INP	UT				C	ONTROL	s			0000000000
X	Y	ACC	SUB	RND	CLKX	CLKY	CLKP	TRIM	TRIL	CONTENTS OF OUTPUT REGISTER
x,	ho	0	0	0	ļ	Л	0	0	0	is temperate the second
X _{t-1}	h ₁	1	0	0	Ľ	V	v	0	0	x, * h'0
x _{t-2}	h ₂	1	0	0	ς	7	V	0	0	Xt * h0 + Xt-1 * h1
× _{t-3}	h ₃	1	0	0	ζ	7	Л	0	0	· · · + X _{t-2} * h ₂
X _{t+1}	ho	0	0	0	ረ	Y	Y	0	0	···+X _{t-3} * h ₃ = X _{OUT_t}
×,	h ₁	1	0	0	7	7	V	0	0	X _{t+1} * h ₀
x _{t-1}	h ₂	1	0	0	ረ	ረ	ζ	0	0	X _{t+1} * h ₀ + X _t *H ₁
x _{t-2}	h ₃	1	0	0	ረ	ζ	ζ	0	0	· · · + X _{t-1} h ₂
ET	C O	0	0	0	ζ	Ϋ́	Ϋ́	0	0	+X _{t-2} * h ₃ =

Where higher speed is required, four SPAU 2 operating in a parallel mode with sequential multiplexing to a common output bus can be used. This is shown in Figure 22.




Figure 22. Non-recursive Filter, Parallel Mode

An external four-stage circulating shift register holds the weighting functions, h. A tag bit is also circulated in the h shift registers which operates the 3-state control, thereby busing the accumulator contents to the output in sequence. Input register clocking, output register clocking and h shift register are all operated directly from the 5 MHz system clock. The control ACC is also operated from the tag bit as well as the 3-state control. As can be traced from the block diagram, each SPAU 2 accumulates four products and then is gated to the output bus. On the next clock period the adjacent SPAU 2 is outputted, etc. By these means, steady outputs at the 5 MHz rate are sustained. The latency period is four clock periods or 800 ns. The internal operation sequence for any one SPAU 2 is the same as shown in the previous implementation.

3.5.8 Recursive Filter Implementation

The usual block diagram for the simplest recursive digital filter is shown in Figure 23.




Figure 23. Simple Recursive Filter

The MAC organization has internal feedback for product accumulation but it is not provided with output to multiplier input signal connections which the recursive filter requires. However, externally the output can be bused to the input as shown in Figure 24. The 3 state output controls and the input register clock controls effect time sharing the inputs and outputs.




Figure 24. Single SPAU 2 Part Implementation of Single Pole Filter

In this case, two step operation is used where the input into the multiplier is alternated between 1 and weight coefficient h and the output is read out on alternate clock cycles. Operation is shown below, assuming initial output accumulator contents of value *\frac{1}{2}\$. A full multiply period is used to allow transfer from the output to the input. This assumes a single phase clock system is used. More efficient utilization for this type of operation can be realized using a multiphase clock system, however, for simplicity in displaying the sequence and in common with the other sequences presented the single clock method is assumed for the operation shown in Table 12.

TABLE 12. RECURSIVE FILTER OPERATION USING SPAU 2

INP	UT	7 73	21121	n sy	C	ONTROLS	3	10 101		CONTENTS OF
×	Y	ACC	SUB	RND	CLK X	CLK Y	CLKP	TRIM	TRIL	CONTENTS OF OUTPUT REGISTER
				, T98	0	0	Z	0	1	X _{OUT_{to} = v}
υ	h	0	0	0	7	V	0	1	1	
×, + 1	1	1	0	0	7	Л	T	0	1	Нυ
•				sedi	0	0	Л	0	lang.	X _{t+1} + hv = X _{OUT_{t+1}}
X _{out_{t+1}}	h	0	0	0	77	Л	0	0	5 1 ()	ldusinapho DAM se
X _{t+2}	en end	1 39	0	0	n	7	7	1	1	h (XOUT t + 1)
	ed the	1.53 5 2 E	1386	0 30	0	0	sdl	0	1	X _{t+2} +h(X _{OUT} _{t+1)} X _{OUT T+2)}
X _{OUT_{th}}	h	0	0	0	Л	7	1010	1	1	h (X _{OUT_{t+2})}
					E	тс				

For a two or more pole filter we have the diagram shown in Figure 25.




Figure 25. Two or More Pole Recursive Filters

Using the methods outlined the multipole filter as well as poles and zeros combinations can be implemented using the multiplier-accumulation organization.

3.5.9 Number Field Format for SPAU 2

The format used for the number system on SPAU 2 is shown below.

2'S COMPLEMENT FRACTIONAL NOTATION FORMAT: (NOTE 3) X_10 x_2 X INPUT 2-11 2-1 SGN Y_5 Y_11 Y_10 Y INPUT OUTPUT FORMAT WHEN NONACCUMULATING PRODUCTS (ACC = 0) FOR PINOUT DIAGRAM O = PR PR PR PR PR SGN SGN +2 +1 2-1 2-3 2-4 23 2-2 2-5 2-16 2-17 2-18 2-19 2-20 2-21 2-22 22 20 21 SGN SGN SGN SGN NOTE 1 OUTPUT FORMAT WHEN ACCUMULATING PRODUCTS (ACC = 1) FOR PINOUT DIAGRAM O. = S. SUM S S SGN -17 14 -19 -21 -22 SGN 2-2 2-3 2-16 2-17 2-18 2-19 2-20 2-21 2-22 NOTE 2

- NOTE 1. When nonaccumulating, all four MSB will indicate the sign of the product. The PR-0 term will also indicate the sign except for the one exceptional case when multiplying −1 −1. Note that, with the additional significant bits available on this multiplier, −1 −1 is a valid operation yielding a +1 product.
- NOTE 2. There is no change in the format whether one is accumulating the sum of products or simply doing single products. However, the three additional most significant bits are provided to allow valid summation beyond that available for a single multiplication product. For further clarification, no difference exists between this organization and one which would have the product accumulation off-chip in a separate 27-bit wide adder. Taking the sign at the most significant bit position guarantees that the largest number field will be used. In operation the sign will be extended into the lesser significant bit positions when the accumulated sum only occupies a right-hand portion of the accumulator. As an example, when the sum only occupies the least three bit positions then the sign will be extended through the 24 most significant positions.

The latter factor allows one to detect imminent overflow/underflow should this be desired. Using an off-chip exclusive-OR gate connected to the sign and the next most significant bit will flag imminent overflow/underflow. When the two inputs are different, the exclusive-OR gate goes to a logic one state. In this case four more multiply-accumulate cycles would be allowable without overflow/underflow, but a fifth could possibly cause overflow/underflow depending upon the magnitude of the sum steps.

NOTE 3. Format is shown using a 2s complement fractional notation. In this notation the location of the binary point signifying separation of the integer and fractional fields is just after the sign, between the sign and the next most significant bit for the multiplier inputs. This scheme is carried over to the output format, except that an extended significance to the integer field is provided (to extend the utility of the accumulator). Consistent with the input notation the output binary point is located between the PR-0 and PR-1 bit positions (for the nonaccumulate mode). For the accumulate mode the binary point position is the same between the S+0 and S-1 bit positions.

It is arbitrary where the binary point is considered located as long as one is consistent with both input and output formats. One can consider the number field entirely integer, i.e., with the binary point just to the right of the least significant bit for input, product, and accumulated sum.



3.5.10 Conclusions on Applications of SPAU 2

It was shown in these sections two different approaches to solutions of arithmetic algorithms using SPAU 1 and SPAU 2. It is evident that SPAU 2 is generally superior and manifestly simpler to program. For these reasons, the design during the latter period of this contract concentrated on the SPAU 2 and made debugging iterations on the layout to satisfy all problems and meet specifications. A complete commercial specification is the subject of Appendix C. This specification is listed under TRW house number TDC 1003J.

Packaging of the SPAU 2 changed from the 64 lead flat pack used on SPAU 1 to a heat studded 64 lead DIP. This package arrangement allows the SPAU 2 to operate in still air at a case temperature of 125°C.

Processing yield measured on this 256 by 256 mil chip is approximately 40% at wafer probe test. This corresponds to approximate defect density in processing to 2.5 defects/cm 2 , $D_{\rm o}$. We feel this most complex chip of the set has demonstrated all original goals and was brought to a complete manufacturing state.

The industry should profit from the organizational structure of the SPAU 2. We feel it serves as a model for innovative high speed digital filter applications. One lesson it teaches that goes beyond the hardware accomplishment is that multiplication and accumulation can be considered simultaneous operations rather than disjoint as normally practiced. Also, multiplication and addition are equal weighted operations.

This means that multiplications do not have to be minimized in preference to addition as commonly considered standard practice in the field. The hope is that this new freedom will allow designers to invent more efficient algorithms. Only time and full exploitation of the SPAU 2 concepts will tell.

SECTION IV SIGNAL PROCESSING DELAY LINE, SPDL, DESIGN

The Signal Processing Delay Line (SPDL) is a grouping of shift registers primarily designed to facilitate address control of an FFT pipeline processor. It also has general purpose application. The logic diagram in Figure 26 shows the organization of this chip. The upper half is a six-bit wide and five-bit long serial shift register with provision for multiplexing to the output either the third or fifth signal. Input multiplexing of either A or B input signals is also provided. The lower half is the same except for output multiplexing of the first and fifth bit signals. All inputs and outputs are TTL compatible and the outputs have tri-state control.

The shift registers are all D type and edge triggered on the leading clock edge. The inputs are level shifted from TTL to CML levels and the registers are implemented using CML circuits. The output circuit includes output multiplexing at CML levels and level shifting back down to TTL.

4.1 SPDL Layout and Circuit Cells


The layout design of the SPDL followed the practice used for the SPAU


1 and 2. This circuit is a very "regular" logic function and would offer no
problems to a full CAD approach to the layout. However, for expediency, since
the cell family using CML logic is a relatively new usage for the 3D technology
and had not received the formal attention normally required for standard cells,
it was laid out using the custom cell method with interactive graphics aids.


The layout plan is shown in Figure 27. This chip is packaged in a 40-lead ceramic dip and the pin locations are noted inside of circles on the figure. The overall chip size is under 150×150 mils and contains 2322 devices. The circuit cells are shown in Figures 28 through 31.


4.2 SPDL Specifications


The complete specifications for the SPDL are given in Appendix E.














SECTION V SPAC-1 DESIGN

The Signal Processing Arithmetic Control (SPAC) is the third type chip developed under this program. This is a special purpose design to generate address control logic for FFT applications.

Note in Figure 32 the general connection schematic for the solution of the butterfly operation. The two inputs being complex quantities are called vectors. One is assigned the term the "upper vector" and the other the "lower vector". Each of these are fetched from memory address locations. One purpose of the SPAC 1 is to generate these addresses called upper vector address and lower vector address. It is assumed the kernel is done in place meaning that the input vectors are transformed to upper and lower output vectors which are loaded back to the same memory addresses. The other function of SPAC 1 is to generate an address for a sine/cosine ROM which supplies the rotation coefficient $\sin(\theta)$ and $\cos(\theta)$.




Figure 32. SPAC 1 Outputs

Upper vector address of vector, x_1+jY_1 Lower vector address of vector, x_2+jY_2 Rotation coefficient address of ROM for $sin(\theta)$ and $cos(\theta)$

The purpose of the Address Control Logic Chip is to generate all the addresses automatically for any size FFT desired. The size of the FFT is simply loaded into the circuit during the preset cycle, Table 13, and then it outputs a different set of addresses after each clock pulse following the algorithm in Table 14. The addresses generated are the upper vector address to the butterfly, the lower vector address and the rotation coefficient address. The SPAC 1 is implemented in a five-bit slice and requires two chips for a 1024 point FFT. The circuit is designed for a 40-pin flatpack. It requires no control except for a preset for initialization. The circuit normally runs at 1/4 the clock rate of the SPAU 1 butterfly due to the fact that a new set of addresses are generated by each clock, which are then used during four cycles of the SPAU 1. Figure 33 illustrates the FFT Address designations at different times. Each spread is separated into an upper and lower address block from which a "butterfly" is loaded as inputs and to which the results are returned. After the completion of each butterfly operation, the addresses are incremented until the end of the spread or level. The actual sequence of addresses by the LSI are shown in Figure 33. A flow chart (Figure 34) explaining the operation of the hardware, follows. The block diagram of the SPAC I logic is shown in Figure 35. The block diagram in Figure 36 is the same except that logic is arranged into five-bit cells.

The SPAC 1 design was completed through the simulation and layout stage, but not masked or fabricated. This was a custom design with 3500 devices and a chip size of 226 x 218 mils. Due to the extensive feedback in the counter logic the chip was less efficient than found in the other custom designs. Experience with logic of this sort found in SPAC 1 teaches that considerable rework is often necessary to completely debug the chip. For these reasons, a simpler chip using a computer automated approach was selected for meeting these requirements. This was the reason for completing the hardware delivery using the SPAC 2 design taken up in the next section.

5.1 SPAC 1 Specification and LSI Details

These are shown in Appendix F.

CV	TABLE 13.	REVISIONS 2234 - C/					
SK		LTR	D	ESCRIPTION		DATE	APPROVED
	PROGRAM CODE		E FFT	POINT SIZE	(N) AS	N/2 1	N THE
				SLICE ARE ZE			THE
	1 THE M	ISB OF THE	NEXT	LOWER ORDE	R SUCE	IS A L	DNE.
	2 1st B	T OF THE	SBIT :	SLICE			
	3 2ND B	IT OF THE	5 BIT	SLICE			
	4 3RD 8	BIT OF THE	5 BIT	SLICE			
	5 4TH 8	SIT OF THE	5 817	SLICE			
	6 5TH	BIT OF THE	5 BI	SLICE			
	29			2°			
		8 7 6 5	4 3 2	I IO BIT	WORD SI	GNIFYIN	IG N
		451	1 1	0	N = 2"		2
		5	4 3 2	10)			
	LST 2	6	5 4 3	2 1	REAKING T	TIC 116	200 40
	10 9	8 7 6 5		7			WERLAPING
	6 5	4 3 2 1		LSB ZERO		FIELD	5
				BIT POSITION			
		BIT POSITION		ON IN OCTAL			
)- 10 ⁷		0 67 E			
	PS	P2 PI	13	P2 P1 } T	RECODED INTO GI		LII
	EXAMPLE: IF	N = 29= 1	000	0/00000			
		2		000000		2004 24	
	1024 PT FFT		000	• • •	J BECOM	PROGRA 1ES :	
	N2=512 = 29		6	0	6,	08 for	2 LSI'S
			\mathbf{I}		TOW		
	ENGINEER	ING SKETCH		NE SPACE PARK	SYSTEMS CHOUP	EACH C	
	ORIGINATOR	DATE	-				ALIFORNIA
	alfud 8	Hamor		I ADDRESS			
				ROGRAMMIN	G CODE		
			SIZE	11982	SK		
	MJO			11707	-OK		

SCALE

69

SHEET 1 OF 3

SYSTEMS 523 REV. 12-71


TABLE 14. SIGNAL PROCESSING ADDRESS CONTROL LSI FUNCTIONS

$$L_{1sn} = \frac{N(2s-1)}{2} + n \begin{vmatrix} n = \frac{N}{2} - 1 \\ n = 0 \end{vmatrix}$$
 (LOWER VECTOR ADDRESS)
 $U_{1sn} = \frac{N(s-1)}{2^{1}-1} + n \begin{vmatrix} n = \frac{N}{2} - 1 \\ n = 0 \end{vmatrix}$ (UPPER VECTOR ADDRESS)


1 = LEVEL NUMBER = 1=1,2,3. . . LOG₂N
s = SPREAD NUMBER =
$$S=1,2,3$$
. . . $2^{1}-1$
n = ADDRESS WITHIN A SPREAD = $n=0,1,2$. . . $(\frac{N}{2}-1)$

$$c_{1s} = \frac{2N(S-1)}{2} \begin{vmatrix} S=2^{1-2} \\ + [2N(S-1)+N] \end{vmatrix} \begin{vmatrix} S=2^{1-1} \\ S=2^{1-2} \end{vmatrix}$$
 (COEFFICIENT ADDRESS)

LET N BE THE ADDRESS FOR T



D FLIP FLOP





FFT LEVEL (FRAME)	UPPER!	MEMORY ADDRESSER'
/	L	0,1,2,
2	L	0,1,> 255 512,513> 767 256,257> 511 768,769> 1023
3	U	0,1 127 1266 383 1512 6391 768 895 128,129255 384 511 640 767 896 1023
4	U	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
5	u L	0-31 960 - 99. 32-63 992 - 1023
6	U	16-31
7	U	8-15 NOOB -1015
8	U	0-31 4-7 NOK - 1019
9	U	2-3
10	U	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


Figure 33. FFT Address Designations


THIS PAGE IS BEST QUALITY PRACTICABLE

-7334.4-097










THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC



5.2 SPAC 2, Design

Hardware deliveries were completed using a simplified alternative to the custom design SPAC 1 chip. This design is called SPAC 2 and it is made from a universal array LSI, TRW's Configurable Gate Array, CGA. This design has the following features:

- a. Brings another LSI technique, the gate array approach, to the LSI Implementation program.
- b. Offers a flexible approach for application changes where different algorithms for address generation in FFT's may be desired such as frequency to time transformations.


A block diagram of a complete FFT address generator using the SPAC 2 is shown in Figure 37. Each SPAC 2 incorporated a five-bit address slice, 32-point FFT. Using two chips provides a 10-bit slice for 1024 point FFT. In addition to the SPAC 2 chips other MSI chips for adders and counters, approximately 16 additional chips are required. Using an all MSI approach, approximately 50 chips are required, so the reduced package count saving is quite good.


The SPAC 2 is a controller to other logic as shown in Figure 37. The design of SPAC 2 is based on shift register logic of a type similar to that used in the SPAC 1. The logic diagram for SPAC 2 is shown in Figure 39. The similarity can be seen by comparing this to a row logic section of Figure 5.5.


Figure 38 shows a block diagram for the SPAC 2. A one-bit register element for the coefficient is shown in Figure 40, and the corresponding vector address is shown in Figure 41. There are approximately 26 gates used per bit slice for a five bit slice of 129 gates. This fits well into the 158 gate complement and 40-lead package normally used for the CGA approach. The gate placement and wiring diagram for the SPAC 2 CGA chip is shown in


Figure 42. This drawing is outputted from the CGA approach and is used to check the interconnections. There is one to one correspondence with this and the logic diagram shown in Figure 42. Gate numbers and pad numbers are the same in both drawings.


Appendix G is a summary of the gate specifications and the design information of TRW's Configurable Gate Array.

















TRW DEFENSE AND SPACE SYSTEMS GROUP REDONDO BEACH CALIF LSI IMPLEMENTATION.(U) DEC 77 J L BUIE F33615-AD-A057 874 F/6 9/5 F33615-74-C-1103 AFAL-TR-77-261 UNCLASSIFIED NL 20F4 AD 57 874




Figure 42. SPAC 2 Gate Check Drawing

SECTION VI LSI/VLSI TECHNOLOGY

The technology used through this study and used to design, fabricate, and deliver packaged chips under this program is the triple diffusion, 3D, technology. This was used for the custom designs as well as the universal array design. Table 15 lists the type and kind of LSI chip along with size, number of devices, and device packing density for all chips delivered under this program.

TABLE 15. SALIENT FEATURES OF LSI CHIPS

TYPE	DESIGNATION	CHIP SIZE mils	NO. OF DEVICES	AREA/DEVICE mils²/device	
Custom Random Logic	SPAC 1	226 x 218	3500	14.1	
Custom Uniform Logic	SPAU 1	351 x 315	15,000	7.4	
Custom Uniform Matrix Logic	SPAU 2*	256 x 256	13,000	5.1	
Custom Uniform Matrix Logic	MPY 16*	278 x 278	18,000	4.3	
Custom Uniform Linear Array	SPDL	115 x 134	2,280	6.8	
Configurable Gate Array	SPAC 2	208 x 208	1,160	37.3	

^{*}Uses reduced geometry

Reviewing Table 15, the most densely packed designs are the uniform matrix or linear type arrays. Most of the chips use 4 micron space and feature dimensions, but SPAU 2 and MPY 16 use 3 micron dimensions and this accounts for the better packing density. The smaller chips suffer from this type of calculation because the total chip area from scribe line to scribe line is taken. For smaller chips more area is used in the curf for pads and things.

The SPAU 1 although listed as unifrom has a good deal of control logic.

If this were made with reduced geometry compared with SPAU 2 the device density would be approximately the same, 5.5 versus 5.1 mils²/device compared to the SPAU 2.

6.1 3D-LSI Description

The triple diffusion (3D) bipolar integrated circuit technology was introduced in the early 1960's to meet the impending need for device integration on a monolithic silicon chip. 1, 2 It offered the most direct and simplest means of producing electrically isolated transistors and resistors on a chip. This remains true today. With this technology, NPN transistors and resistors are self-isolated by PN junctions. PNP's are vertical devices with collectors common with the substrate. The resistors are N type, either collector or collector-pinched. With the advent of LSI, the 3D technology was revived to implement medium speed, typically 5 to 30 MHz, high complexity chips with 2,000 to 20,000 devices. A large number of LSI designs have been produced with sizes ranging from 100 x 100 mils upward.

The reason for using 3D instead of the more prevalent epitaxial method lies in the higher producibility and device density obtainable. Although present 3D practice produces devices with lower alpha cutoff frequencies than epitaxy devices, this has not resulted in a particular handicap for medium speed applications.

The circuit performance within an LSI depends upon optimization of the circuit, given the device characteristics derived from the physical structure. The other way around would be to tailor the process to meet the circuit. Considering the wide versatility of circuit engineering compared to what can be done in a practical manner with physical processes, it seems wiser to tailor the circuit. This has been the course followed, which has led to not-so-conventional circuits that better use the 3D device properties. Several types of these are discussed.

LSI systems employ MSI and SSI in addition to the basic LSI devices. Custom 3D-LSI chips seldom stand alone, but must electrically interface with LSI/MSI/SSI chips in order to achieve cost effectiveness. As a result, two different criteria are adopted, one for the internal logic and the other for the input/output interface.

6.2 Triple Diffusion Process

Since there may be a confusion of names concerned with technologies of similar types, we define the triple diffusion process to mean a process for bipolar

transistors of both types (NPN and PNP) and self-isolated resistors. This process consists solely of an impurity deposition and distribution taken three times in sequence (or by fewer steps using advanced processing means). Figure 43 shows the plan and cross-sectional view of present triple diffused devices.




Figure 43. Triple Diffusion Structure

The silicon-substrate is prepared by oxidation, followed by conventional photoresist mask and etching steps to delineate the "collector" areas. Impurity doping
is done by phosphorous ion implantation, followed by a thermal distribution diffusion.
The base and emitter regions follow in sequence and are prepared in a similar way.
Intraconnections are made by etching electrode contacts through the protecting oxide
and depositing Ti-Al metal. Finally, the metal is etched, and the surface is covered
with a passivating surface oxide.

Figure 43 shows a PNP transistor coalesced or merged into the NPN transistor. Also, the resistor terminates on the collector of the assembly and is, in fact, a simple extension of the collector region. This property of coalescing structures having a common potential in a circuit reduces the intraconnection complexity and does much to enhance the device density obtainable with 3D.

Figure 44 is a more detailed transistor corss-section showing the principal steps in the process. Also, the N+ top collector contact ring is shown. This is necessary in order to keep the collector spreading resistance low. Guard-ring construction is used. This is shown as an outer P+ diffusion around the device; actually, the entire field is P+, except for cutouts where transistors or other devices are fabricated.




Figure 44. Triple Diffusion Process

6.3 3D DEVICE PROPERTIES

The 3D process uses P type silicon substrate as an active device region as opposed to the weak interaction mode normally processed into IC's. Consequently, the transistor parameters must include this additional effect. PNP's are formed from the P+ "base," N "collector," and P substrate as shown in Figure 45. These are vertical operating devices with the collector common to the substrate and can be used only in a common collector connection. The N type transistors are four region NPNP's. This actually is a small departure from conventional practice, and the only additional factor to consider is the inclusion of an additional branch in the transistor equivalent circuit for base overdrive current removal by PNP action to the substrate.

Certain types of connections, like the saturated coupling transistor in TTL, operate differently in the NPNP mode. This is not used in 3D, since practically all base overdrive current (a factor of α_p) would be removed by the substrate. On the other hand, operating a grounded emitter NPNP with base overdrive current causes the transistor to "saturate" in a very limited way. The overdrive base current is removed by active PNP action to the substrate. Consequently, the storage time is small ($\tau_s \approx 4$ nsec); the charge represented by the induced base charge of the underlying PNP transistor. However, there are simple modifications to the TTL input coupling transistor (which are shown later) that allow compatibility with the 3D process.


The lateral PNP transistor used in weak interaction technologies is not available in 3D. This is because the strong vertical diffusion gradients restrict transistor action to the immediate vicinity of the device. This works to the advantage of 3D by allowing unrestricted coalescing of NPNP's with PNP's.


This reduced lateral transistor action observed in 3D technology has a benefit with respect to the latch-up prenomena. Latch-up involves PNPN action (not NPNP) for negatively biased substrates and positive biased circuit elements. Because of lateral transistor action in the weak substrate interaction technologies, certain spacing rules and guard ring techniques must be used to avoid this problem. The only precaution for 3D is to ensure a well-grounded substrate (requires a back wafer metallization).

Typical 3D device and structure parameters are shown in Table 16. For circuit simulation, these are used with a modified Ebers-Moll model. Figure 45 is a compilation of NPNP and PNP models. These models are found to be adequate (not more than 10% error) for frequencies up to approximately 30% of the f_{α} rating of the devices. For high current operation, single "standard" 3D transistors are paralleled rather than using interdigitization of base and emitter strips. This departure from epitaxial practice is necessary because the collector spreading resistance determined by a top

TABLE 16. 3D DEVICE STRUCTURE AND RELATED PARAMETERS

ST TABLE BAGENSON AT TRABE	Units	Value
Substrate (P type)	6	There is n
Resistivity	ohm-cm	0.8
Concentration	per cm ³	2.5x10 ¹⁶
Collector (N type)	ed or as a	Cautina #1
Surface concentration	per cm ³	9.6x10 ¹⁷
Sheet resistance	ohms/	100
Junction depth	17m	4.8
Average mobility	cm2/volt	sec 38€
Average mobility under base	cm ² /volt-	sec 441
Base (P type)		1 - A - 270 1
Surface concentration	per cm ³	1.2x10 ¹⁹
Sheet resistance	ohm/D	124
Junction depth	trω	2.0
Average mobility	cm2/volt-	sec 54
Average mobility under emitter	cm ² /volt-	sec 39.6
Emitter		
Surface concentration	per cm ³	6.5x10 ²⁰
Sheet resistance	ohm/D	7
Junction depth	Triu.	1.5
Average mobility	cm2/volt-	sec 47
Alpha cut-off frequency	sector to board	· (prats)
NPN	MHz	143
PNP	MHz	51
Junction capacitances	ny ariva di	ate odd of
Emitter-base at -3V	pF/mil ²	0.42
	pF/mil ²	0.25
Collector-substrate at -3V		0.08
Diffused resistor values	pm 6 mm	bata gas
Emitter	ohms/	7
Base	ohms/0	124
Collector	ohms/□	100
Pinched collector region	ohms/D	472
Pinched base region	ohms/	18K





I - Junction current (+ for forward direction)
Y = Yoltage across junction (+ for forward bias)
YCHT = Junction contact potential
I₀ = Junction saturation current
C₀ = Zero-bias junction capacitance
τ = Storage time constant (τ = 1/2π₀)
*I₀ values based on MPKP measured forward voltages at .5 ma:
YBE1 = .78 Y, YBE2 = .75 Y, YBE3 = .73 Y

Figure 45. NPNP and PNP Models

N+ collector ring diffusion does not scale with interdigitization. Single standard transistors (NPNP) are operated up to 2 mA each for the saturating inverter type or 4 mA for the nonsaturating emitter-follower or similar type where the collector spreading resistance is not limiting. The PNP transistors are limited to 1.5 mA collector current maximum and are paralleled for higher currents. Also, overdrive base current to saturating NPNP's is limited to 1.5 mA per standard. The reasons for the latter two limitations are the spreading resistance of the substrate and the requirement that the IR drop not exceed the contact potential of emitter-base junctions for proper operation. The silicon substrate material is P type 0.8 ±0.2 ohm-cm.

The diffused collector resistors are either pinched or unpinched. The unpinched type is normally used for low resistor values and where the circuits are less tolerant to manufacturing variation. The pinched resistors are used in the large majority of cases where the space required is to be minimized. Base and base pinched resistors have been used only in special cases. Undercrossings or tunnels are provided by the N+ diffusion (emitter) directly into the substrate. All transistors, resistors, and undercrossings are guarded by a P+ field diffusion (this amounts to guard ring construction practice) as shown in Figure 45. A single level metallization is used in combination with tunnels and N+ diffusion to form all intraconnections.

6.4 3D CIRCUITS AND PERFORMANCE

The 3D technology has been used primarily for digital applications. It is regarded as less attractive for analog functions because of the limited voltage breakdown and gain-bandwidth of the transistors. However, it has been used in the analog mode to provide reference voltage control, D/A, and in other utilitarian ways to support an otherwise all-digital LSI function.

The digital logic used has been primarily emitter-follower logic (EFL). Typical circuit elements for 3D-EFL are shown in Figure 46. The AND gates are wired-AND made from PNP emitter-followers. The OR gates are wired-OR made from NPN emitter-followers. This type of utilization is reminiscent of diode logic used much earlier. Grounded emitter inverters are used to complete the necessary logic capability and to restore logic "1" and "0" levels.

Restoration of logic level can also be accomplished in the R/S flip-flop shown in the figure. This type of logic is used extensively within the chip and operates with a +3 volt power supply and ground. Typical operational performance for pseudonoise generators having extensive combinatorial feedback gating using this logic is shown in Figure 47. The noise margin maintained for this low level logic configuration is relatively good, >0.3 volt for worst case conditions, including temperature and end-of-life wearout.




Figure 46. EFL Circuits




Figure 47. Operational Performance of Typical 3D-EFL LSI vs Temperature and Power Supply Voltage 95

The transfer characteristics for the R/S flip-flop circuit in Figure 46 are shown in Figure 48 for the temperature range of -40°C to 125°C and under EDL ($\beta_{npn} \geq 6.0$, $\beta_{pnp} \geq 3.0$).




Figure 48. EFL R/S Flip-Flop Transistor Characteristics

Input and output circuits compatible with TTL are shown in Figure 49. These use a 5 volt power supply and maintain a higher noise margin for chip-to-system interface. Totem pole outputs are typical for TTL interface with tristate control also available. Input/output interfaces are shown for EFL, TTL, and CML. Large fanout 50 ohm drivers have also been used for on-chip clock buffers and off-chip loads. For those cases, small standard transistors are paralleled in sufficient numbers to divide and distribute the required current.

A particular EFL logic configuration using long cascades of AND-OR gating has worked out especially well in practice. This has been used in a l6xl6-bit parallel multiplier using the successive add algorithm. The logic level is not restored until reaching the product output.




Figure 49. Input/Output Circuits

Throughout the long logic chain, both true and complement signals are generated and propagated. These pairs are finally detected using a differential detector and level restorer at the output. The main advantage of this type of logic chain is found in the reduction of signal propagation time, since the gate delays obey a summation principle which is less than linear summation and approximately RSS summation. As an example, for a low-power full-adder EFL circuit exhibiting a single stage delay time of 14 nsec, a cascade of 32 such stages exhibits less than 100 nsec propagation delay. Figure 50 shows the attenuation and propagation delay as a function of the number of cascaded stages.

Recent extensions of 3D-LSI in the circuit area include current mode logic (CML). This form of logic extends the frequency range to approximately 30% of the alpha cut-off frequency of the devices and exhibits excellent delay-power products. This is a differential form of logic; however, it can also be operated single ended by using a dc reference voltage on one side.

CML can be made compatible with EFL, and there are logic advantages in doing this. CML performs register logic exceedingly well, but has a more limited capability for combinatorial logic. On the other hand, EFL properties are better for gating, and




Figure 50. Propagation Delay for EFL and/or Cascade

this is where CML-EFL has an important role. An example of EFL logic to CML D type flip-flop with output restored to EFL levels is shown in Figure 51. This circuit dissipates 32 mW. The setup time is less than 10 nsec, and the propagation delay is 25 nsec for a 80 pF load.

For a long while, it was not realized that a true TTL coupling transistor could be used with 3D. The true TTL coupling transistor opeates in a continuously saturated mode in the sense that the base-collector is always forward biased, independent of whether the logic state of the gate is true or false. Under these conditions for 3D, the overdrive base current is diverted to the substrate by the high αp , $\alpha p \geq 0.9$ of the 3D substrate transistor action. Figure 52 shows the problem. So it is obvious that 3D cannot be used for TTL. Or is it?

As usual, solutions to long standing problems tend to be simple and of the "why didn't I think of that earlier" category. Figure 53 shows the obvious solution. The addition of resistor R2 solves the problem. Reference to the NPNP transistor model shown in Figure 45 reveals that none of the current available at the collector of T1 can be diverted by PNP action to the substrate, and a current like I_2 is therefore fully available for external drive requirements. Resistor values R1 and R2 are




Figure 51. EFL-CML-EFL D Type Flip-Flop




Figure 52. Use of Saturated TTL Coupling Transistor in 3D Diverts Almost all of Available T1 Base Current to Substrate, Leaving Only a Small (1-ap) Residual for Driving Transistor T2




Figure 53. Same Circuit with Addition of Resistor R2. I2 Cannot Flow to Substrate and Full Value of I2 Current is Available for Drive

selected to maintain a forced beta of 4, so for this case only 25% of the current is diverted to the substrate. I_1 , of course, performs valuable service by maintaining a continuously saturated condition for T1.

Other methods which obtain a reduced saturated condition for T1, such as shunting a resistor around the base to collector of T1, could also be used; however, these result in an increased collector-to-emitter voltage at T1 with a corresponding loss in noise margin for the gate. Placing a Schottky clamp on the base to collector of T1 would avoid the problem, but it also causes a loss in noise margin and a loss in producibility through the requirements for more complicated processing.

Taking advantage of this simple scheme, two low power TTL gates were designed into 3D to implement a universal array type of LSI, called CGA (for configurable gate array).

Figure 54 shows the schematic diagram for the 3D compatible gate. Typical performance based on test simulations is as follows:

These performance factors are equivalent to those obtained for low power TTL which uses a more complicated process and are consequently much less yield worthy.




Figure 54. One Milliwatt 3D TTL Gate, $\tau_{\rm pLH}$ = 30 nsec, $\tau_{\rm pHL}$ = 40 nsec for RL = 4K, CL = 30 pF

6.5 DEFECT FREE YIELD OF 3D-LSI

The singular valid reason for a technology laying claim to being an LSI technology is that it exhibit economic producibility or high yield for complex circuits. A reasonable way to measure the yield and compare this with other competing processes is to construct a graph of chip size (area) versus yield. Using statistical distribution arguments, Dingwall among others has placed a parameter D_0 on such a plot which is descriptive of the number of defects per unit area (cm²). A series of curves drawn for 3D in Figure 55 shows a progressive trend toward less D_0 , i.e., increased producibility. As shown, this is approximately:

D _o Defects/cm ²	Year
10	1972
3	1974
1.5	1976

The yield is plotted for chips passing a functional test at wafer probe, since this is most descriptive of the results of the wafer fabrication process. Subsequent dicing, packaging, visual inspection, and final testing lose approximately 20% beyond the wafer probe test. This is largely independent of wafer processing.




Figure 55. 3D-LSI Yield 102

Ion implant technology was introduced in 1973 and projection printing in 1975. These account for the decreased defect densities noted.

The 3D technology has reached a degree of maturity in the last 5 years which it failed to do in the previous 14 years. A general resurrection and growth of it is predicted for the future in LSI applications.

The 3D is shown to lend itself readily to different types of circuit technology and interfaces well with existing types. The EFL nonthreshold cascaded gate array, has such superlative performance factors as well as the CML logic and growth of these appear assured for the future.

A general standardization of LSI functions is becoming an increasingly more important subject. Certain subclasses of major system functions, like FFT processing, will be found in single or relatively few chips. These can have the same degree of cost effectiveness that was earlier observed for IC's over discretes.

SECTION VII DIGITAL FILTER DEMONSTRATION UNIT, DFDU

The Digital Filter Demonstration Unit, DFDU, is a generalized FFT System that can be used to demonstrate the characteristics of FFT's as well as systems utilizing FFT's. The unit includes an analog preamplifier, a filter, A/D converter, and a VCO for producing modulated FM as well as direct low frequency input signals. It also includes an FM d demodulator and audio detector and amplifier. A block diagram display o of the DFDU functions is shown in Figure 56. There are basically three overlapped processes implemented in the DFDU: the dual input memory collects 8-bit sampled data at a switch selectable rate and block size.

The other input memory is used to input data to the FFT processor in the first level of operation. The FFT processor performs one butterfly operation at a maximum rate of 480 ns per butterfly in a pipelined fashion and stores intermediate results into its own memory which is 1024 x 24. The process and sample rates are all derived from the programmable system clock. A block diagram of the complete system is shown in Figure 57.

The processor can be selected to perform an N point FFT (where: N=16; 32; 64; 128; 256; 512 or 1024) at a sample rate of

$$S = \frac{10^8}{12(t+1) \log_2 N}$$
 (samples/sec.)

where t is panel selectable from 1 to 999. The window period becomes

WP =[12(t+1)N
$$log_2N$$
] x 10^{-8} sec.


The filter spacing is


FS (filter spacing) =
$$\frac{1}{(WP)^{\alpha}}$$

 α = Nyquist Rate, generally > 2 .

A block diagram of the details of the FFT Kernel Processor is shown in Figure 58.

104









Figure 57. Digital Filter Demonstration Unit



The output of the FFT processor is loaded into the output memory during the last level of the FFT process. The output window processor accesses complex data from its memory and performs the windowing, then it converts the vector to its magnitude and accumulates the outputs over the panel selectable integration interval in the accumulator memory. Figure 59 is a block diagram of the window processors.

The output frequency discriminator processor scans the N frequency components from the accumulator memory and holds the addresses (frequency) of the four largest components.

These values are accessed by queue of the output FM demodulator hardware. The code is used to drive a D/A that drives a VCO for demodulating the input FM signal. These feedback paths may be deleted or bypassed when used in other modes. They serve to self test the DFDU by running it in a closed loop configuration. FFT and window processors and memory busses can be monitored both digitally by samplings at the selected time slot or in continuous operation by monitoring any selected buss through three D/A display channels. There are two digital channels, each channel can select any of several input sources and is useful for maintenance and viewing the process in various levels of its operation, as well as the final output spectrum by the use of an external lab oscilloscope. Figure 60 shows the block diagram for the Maintenance and Display console.

Pictures of the DFDU are shown in Figure 61 through 63. The first shows the stand alone electronics in a cabinet. The second shows the display panel and the third shows the front panel opened to reveal the PC wire wrap construction.




Figure 59. DFDU Window Processor




Figure 60. DFDU Maintenance and FFT Display Console



Figure 61. Photo of DFDU #128958-76




Figure 62. DFDU, Front Panel




Figure 63. DFDJ, Internal Construction

SECTION VIII OVERALL CONCLUSIONS

Definitive conclusions were reached in several areas regarding the implementation of LSI for use in digital filter processing applications. These are:

- The LSI replacement of MSI in high arithmetic function density areas such as multiplication-accumulation can show a four to one reduction in power and cost, and one 64-lead LSI package can replace greater than 50 16-lead MSI packages.
- 2) Taken at a major system function level such as an FFT processor, the use of LSI (custom) in combination with MSI (off the shelf) versus an all MSI (off the shelf) results in a recurring cost reduction of 23%. If three custom LSI designs are required for a typical new system of this type the breakeven number of systems is approximately 100 to amortize the development cost. (See section 2.4.)
- 3) For an LSI technology to qualify as a practical cost effective implementation means, the manufacturing defect density must be less than about four defects per cm² at a chip level gate density of greater than 100 gates per mm². In 1977 the 3D technology exhibits less than 2 defects/cm² at greater than 200 gates per mm². The 3D technology was the means used for LSI fabrication on this program.
- 4) Given a physical technology as described above in C, the most challenging aspect of the LSI is deriving a suitable partitioning for effective system utilization and thereby specifying the LSI design. A major problem against effective LSI utilization is the limitation in LSI pins available. Sixty to ninety pins is considered the upper limit for reliable inexpensive packaging. The results of this program show that suitable engineering compromise can be reached.

115

- 5) Practical packaging and handling of power dissipation in LSI over the military temperature range can be realized in 64 lead packages, either flat-pak or DIP and up to 5 watts.
- 6) A general purpose LSI design called the SPAU 2 was shown to be highly effective for all sorts of digital filter generic type problems. This design is based on a multiplier-accumulator type circuit organization. An earlier design called the SPAU(1) was a stepping stone to this final design. Two other hardware designs, the SPDL and SPAC LSI had less general and more specific utilization in FFT applications.

It is apparent from the results of this work that implementation of Avionic systems can greatly benefit from the LSI/VLSI technology. It was shown by means of the delivered hardware on this program that practical technology exists at the required complexity level to meet these needs.

APPENDIX A

SPECIFICATIONS AND APPLICATION NOTES FOR SPAU 1

Note: This was the first Signal Processing Arithmetic Unit, SPAU, designed. This is labeled "SPAU" throughout this Appendix A.

ASSUMPTIONS AND INTRODUCTION

The LSI 3D EFL Signal Processing Arithmetic Unit chip (SPAU) contains control networks, control storage, a 12x12 multiplier, two twelve bit addersubtractors, a divide by two network, inter-connecting paths and tristate outputs. This specification of the arithmetic unit contains a detailed description of the functions and electrical/delays of the signal processing arithmetic unit.


1.0 FUNCTIONAL


1.1 Operand Holding Registers

There are seven data storage registers contained within the SPAU chip. They receive, load under gated clock, and hold data from pin inputs, internal paths or pin inputs, or arithmetic functions. The registers are placed to provide pipelined processing and may be simultaneously clocked, advancing elements (the function between two clocked registers) along a data pipeline. Table 1 lists the registers and their use. These registers are shown in the functional block diagram Figure 1.

1.2 Configuration Control Register

One register containing five bits holds the configuration control of each SPAU LSI. The configuration register holds the static or low rate data path controls as compared to input pins which drive high rate data path controls. This register is designed in edge-triggered D flip-flops to facilitate overlapped control register, simultaneous control (ROM) address register, and AU configuration register clocking. The function of each low rate control, stored in the configuration register, is given in Table 2. This register is clocked by the Cl control clock. The Cl clock is distributed to all SPAU's in a given configuration. The inputs to the configuration register are time shared with s(SN-11) data, the data lines of lowest use per pipeline period. A pipeline period is the longest time between clocked elements within the pipeline.





1.3 High Rate Control Lines

There are three control lines which change with sufficient frequency to warrant their independence of timeshared interleaving with data on the s(SN-11) lines. The function of these lines is given in Table 3.

1.4 Data Register Pipeline Clock

The SPAU chip uses a gated continuous clock to strobe-latch-capture data in the pipeline stream. The C2 clock strobes the clock decoder and produces from one to four relatively simultaneous clocks. One pin is allocated for the C2 clock and four pins for the clock code. The sixteen clock codes and the register clocks produced are given in Table 4. The C2 clock is distributed to all SPAU's in a given system configuration.

1.5 Inputs

There are three tristate bus inputs to each SRAU LSI. These are t(SN-11)T, d(SN-11)T, and s(SN-11)T. Each is twelve bits in width representing fractional fixed point two's complement data in the true sense (logic "l"). The distribution of each input is given in Table 5 after the input passes through a synchronous reset override.

1.6 Outputs

There is one TTL compatible tristate twelve bit two's complement fractional output per AU LSI chip. The output source is the internal RX bus passing through a divide by two or normal multiplexer. The data outputs are generated in a logic "1" signal high true sense.

1.7 Multiplier and Adder 1

The multiplier performs two's complement fractional multiplication of the values stored in the multiplier register T(SN-11) and the multiplicand register D(SN-11) forming a twenty-three bit product. The round configuration control bit provides rounding or truncation of the product to twelve of the most significant bits including sign.

TAL . 4 AU CLOCK DECODE CODES

	TXL	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	×	0	0	0	0	0	1	0	0	0	0	0	0	1	L	1.1	0
	S	0	0	0	0	0	0	0	0	0	0	0	1	1	0	ı	0
ENABLED	d	0	0	0	0	0	0	0	0	0	0	0	0	ı	0	ı	1
	Ru	0	0	1	ı	0	0	-	0	0	0) es	0	0	0	la d	0
CLOCKS	a	0	0	0	0	-	-	-	1	0	0	0	0	0	0	0	0
	I	ı	0	-	0	-	-	7	0	0	0	0	0	0	0	0	0
	A	0	0	0	0	0	0	0	0		0) T 2	0	0	0	0	0
	фСГКЗТ	0	716	0	.TR	0	-	0	-	0	-	0	100	0		0	
SELECTS	qCLK2T	0	0	100	auni	0	0	1	1	0	0		de la	0	0	12 13 10 10	100 100 100 100
INPUT S	qCLK1T	0	0	0	0	1	i ev	Syd (Linn)	9.7.83 1 - 19.	0	0	0	0	ff a		1	in I
	фСГКОТ	0	0	0	0	0	0	0	0	-	-	1	1	-	1	-	-
CLOCK	CODE	0	aft ata	2	3	4	5	9	7	8	6	10	11	12	13	14	15

TABLE 5
INPUTS

DESTINATION 2	p(SN-11)T	J. (07-11)	a(SN-11)R	9790 9790 91199 91199 9811
DESTINATION 1	D(SN-11)R	S(SN-06)R S(07-11)R	T(SN-11)R	gali gali gr utxe
RESET OVERRIDE	d(SN-11)F	s(SN-06)F	t(SN-11)F	nog r Inog 7 - as
INPUT	d(SN-11)T	1(50-N2)s	t(SN-11)T	gunn y Ta Yo

Adder 1 is left justified at (SN-11) in the product range (SN-22).

Adder 1 is implemented as one level of adder extension beyond the adders forming the partial products. The product and sum are formed simultaneously, their networks being combined. The augend source is kA(SN-11), the one's complement or true value in A plus the carry injection into the adder bit 11 equal a logic "one" or "zero" respectively for subtract or add. The adder 1 add time is equal to the multiply time, approximately 140 nanoseconds from the output of T, D, or A (whichever is loaded last) to the input of R discounting the set-up time for R.

1.8 Adder 2

The second adder in the SPAU is disjoint from the multiplier and adder 1. Its functions operate in full overlap with the multiply and add in the other section and at approximately twice its rate (94 nanoseconds from XS(SN-11)Q or P(SN-11)T.

Adder 2 performs a fast sum and difference for two loaded operands and is used as a self-contained high speec accumulator.

Adder 2 limits for maximum positive and maximum negative overflow. The value $(2^{\circ}-2^{-11})$ is forced into the X register for positive overflow. The value $(2^{\circ}+2^{-11})$ is forced into the X register for negative overflow.

1.9 Reset Override

The periodic reset employed by signal processors in accumulate and dump is implemented as a synchromous reset override at the input t(SN-11)T, s(SN-11)T, and d(SN-11)T. The only cleared register/s is/are those which are clocked during the presence of the reset at the input pin.

TAL 1 OPERAND HOLDING REGISTERS

REGISTER	ER	TYPE	PURPOSE	INPUTS FROM	OUTPUTS TO
A		D Edge Triggered	Adder 1 Augend Storage	t(SN-11) MPY(13-23)	Add-Subtract Multiplexer Adder-l
0		R-S	Multiplicand Storage	d(SN-11)	Multiplier-Adder-1 Network
			Adder 1 Addend Storage when T = 2047/2048		
۵		D-Edge Tr1ggered	Pin Input Adder 2 Addend Storage	d(SN-11)	Adder-2 Network
			Product Input Adder 2 Addend Storage	R(SN-11)	
			Accumulator Return	x(SN-11)	
125		D-Edge Triggered	Product and Adder 1 Sum Storage	Most signifi- cant 12 Multi- plier Adder-1 bits	RX Inter-register Bus
v		R-S	Adder 2 Augend Storage	s (SN-11)	Add-Subtract Multiplexer Adder-2
1		R-S	Multiplier Storage	t(SN-11)	Multiplier Network
×		D-Edge Triggemed	Adder-2 Sum Storage	Adder-2 Sum	RX Inter-register Bus

Table 2 CONFIGURATION CONTROL REGISTER

BIT	TYPE	MNEMONIC	INPUT FROM	STATE	FUNCTION
	Approximately .				RX + 2 to output tristate
	D edge	6	s10T	0	RX * 1 to output tristate
	na Jakeren			f = 0	RX *1 to output tristate
			A. Tra	0	Carry input bit 11 adder 1 and ones complement A (subtract)
2	U edge Triggered	¥	s08T	1	Add A to D*T
				f = 0	
			9	-	Carry into bit 12 multiplier = 1 or carry propogate (Round)
8	D edge Triggered	Approximation of the state of t	SIIT	0	Carry into bit 12 multiplier = 0 or carry propogate (Truncate)
				f = 0	Truncate
				-	d input to P register
	D edge Triogened		700	0	RX bus to P register
	200	The state of the s		f = 0	RX bus to P register
	14 - Wall - 14 -	electric scarses		-	t(SN-11) = 2047/2048
2	D edge		T60s	0	t(SN-11) = t(SN-11)
	nalaffili			f = 0	t(SN-11) = t(SN-11)

f = Reset override and clock

Table 3
HIGH RATE CONTROL LINES

CONTROL LINE MNEMONIC	STATE	FUNCTION
Sent In vi	os t	Select R (SM-11) to RX(SM-11)B
	0	Select X(SN-11) to RX(SN-11)B
verg alg	0	Select Complement P(SN-11) to Adder 2 Carry in Adder bit il = 1
	s 10 0s.	Select P(SN-11) to Adder 2 Carry in Adder bit 11 = 0
8 500 YE 10 500 YE 10 10 YE 10 10 YE 10 10 YE 10 10 YE 10 YE	il sono	O(SN-11)T tristate outputs selected OFF (FAST OFF)
922 F	0	O(SN-11)T tristate outputs selected ON (SLOW ON)

2.0 ELECTRICAL

2.1 Registers

The SPAU 3D-EFL LSI chip contains eight registers, five single rail D edge triggered flip-flops and three full clock dual rail R/S latches. The specifications for inputs to these EFL implemented registers are given in Tables 6 and 7.

The clocking of these registers is performed by a strobed, decoded clock select. The clocks to the eight registers are enabled from a four bit select code presented to the clock decode input of the AU, Table 4.

2.2 Clock Select Codes

The timing of the clock select codes and clocks is given in Figures 2 and 3 and the tolerances of the clocks are given in Table 8.

2.3 Tristate Outputs

The tristate outputs of the SPAU are specified as follows. This states a capability of a 25 nanosecond risetime for a maximum a.c. load of 50 pF in conjunction with a d.c. load of 6 EFL or two 54S loads.

The use rule is or will be a d.c. maximum of four low power Schottky loads, three bused outputs for 24 picofarads of "off"-output device capacitance (12 per) and 24 picofarads of input device capacitance (6 per), and no more than 10 picofarads for interconnect. (30 pF at 10 inches using laminants 28 mil thick.)

The tristate outputs of the SPAU are specified in Table 9 and Figure 4.

A low input at BZZF enables the tristate device and the OnnBT outputs are inverse of the state of the internal bus RXnnB. This provides a faster disable than enable for the tristate devices and insures compatability with other 54125 devices of AU's on the bus.

2.4 Data Inputs

The SPAU chip has three twelve bit input paths. The "tSNT-tllT" path inputs to an overriding clear gate of one d.c. load. The "dSNT-dllT" path

inputs to an overriding clear gate of one d.c. load. The "sSNT-sllT" path inputs to an overriding S clear gate of one d.c. load. The specifications for these inputs are given in Table 10 and Figure 3.

2.5 Select Control Inputs

The high rate control select inputs drive two type two inverters. The specifications for these inputs are given in Table 11, 13 and Figure 5.

2.6 Configuration Control

The low rate control selects are held in the configuration control D edge triggered flip-flops. This register receives complemented s inputs and is clocked by the control clock. The specification for this register is the same as the D flip-flop specification in Table 6. The propogation delays to the using destinations are given in Table 12 as illustrated in Figure 6.

2.7 <u>High Power Drive External Requirements</u>

One input line is heavily loaded on each SPAU. This line is listed in Table 13 for the proper choice of external drivers.

2.8 Supply Power

The predicted power requirements of the signal processing arithmetic unit (SPAU) LSI are given in Table 13.A.

D FLIP/FLOP SPECIFICATION

PARAMETER	MNEUMONIC	MIN	ТҮР	MAX	UNIT
Supply Voltage	V _{cc}	4.5	5	5.5	٧
Clock Frequency	fc	golf-	8	25	MHz
Clock Pulse Width	t _{CW}	15	50	ya Keu	ns
Clear Pulse Width	trw	2t _{cw}	120		ns
Data Hold Time	thold	5		enci a	ns
Q Prop delay-low to high-clock	t _{PLH}	gong s	15	25	ns
Q Prop delay-high to low fr clock	t _{PHL}	witupa	15	30	ns
Data Set-up D low	t _{set L}	15	nevtp	era II.	ns
Data Set-up D high	t _{set H}	15			ns

TABLE 7

R/S LATCH INCLUDING SET-UP & TRANSFER GATES

PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
Supply Voltage	10,	4.5	5.0	5.5	al V ab
	N ²			gert fil Anti-ble	
Clock Pulse Width		30	60	io turi	ns
Clear Pulse Width	77	112	120	mili of	ns
Data Hold Time	t hold	60	90	v 12-0460	ns
Q Prop Delay-Low to High-Clock	t _{pLH}		50	60	ns and
Q Prop Delay-High to Low-Clock	tpHL	(not	22	30	ns
Data Set-up S Low	tsetL	36	DECTOU France	grobe &	ns
Data Set-up S High	t _{set} H	19	act tar	and Sugar	ns
	l v l		Soat k	v ylor	

TABLE 8
CLOCK SPECIFICATION

FUNCTION	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
	Set Up, Input to Strobe	tcs		32	39	ns
TIN	Input High Level	HIDA	2.0	3.4	10	V
	Input Threshold	VQIT				٧
Clock Code	Input Low Level	VQIL		.3	8.0	V
Input	Rise Time	tr		20	30	ns
	Fall Time	tf		21	30	ns
	Hold Time	thold	84	120	1	ns
	Input Capacitance			with	15	pF
Clock Input	Rise Time	tr	Ť.	4111	8.0	ns
	Fall Time	te		4	8.0	ns
	Symmetry Deviation	sym			10	1
	Input High Level	VCIH	2.0	3.4		V
	Input Threshold	VCTH	erakee t	H 0.5 W0	Javele's	V
(C2CLKF)	Input low Level	VCIL		.3	0.8	٧
	Skew (Distribution)	tskewD	913-903	93 101	9	ns
	Strobe & Unload	tcu		30	37	ns
	Skew (Internal)	tskewI		100 750	4	ns
	Input Capacitance	1000		7,975	15	pF
	Supply Voltage	Vcc	4.5	5	5.5	V
	Input Current High	IIH		100	200	μА
	Input Current Low	IIL		-200	-400	μA

TABLE 9
AU TRISTATE OUTPUTS

SIGNAL	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
	Low Level Output	V _{OL}	tuani (.25	.8	V
	High Level Output	VOH	2.0	3.4		V
	Supply Voltage	V _{cc}	4.5	5	5.5	V
	Off Line High (2.0V)	HOOI	spalled	Supply 1	-50	μA
	Off Line Low (.8V)	IOOL	guma I - I	ed and	50	NA.
	Off Capacitance	co			15	pF
	Drive High	IONH		.4	1	mA
	Drive Low	IONL	agatheta)	4	6	mA
OnnBT	Grounded	I _{OS} *	ngal Ra	ed do li	-30	mA.
	Propagation (50 pf, IK a)	TPLHI		25	42	ns
	Delay 25°C	TPHLI		20	35	ns
		TPLHE		1 1 Mdu t	22	ns
	train a single	TPHLE	TO BRIDGE	10 30393	25	ns
	el at l	TPLHD	1 Sapage	A partof	25	ns
		TPHLD			25	ns
	Propagation/Temp	TPLH			20%	
	(In Range) 0° - 70°C	TPHL			50%	
	Propagation/Capacitance	TPLH	E unbrou	A TRANS	500	ps/pF
		TPHL			300	ps/pF

^{*}High survival with output at ground.

TABLE 10

BATA INPUT SPECIFICATION

INPUT	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
All	Low Level Input	VDIL	(abdrel	.25	.8	V
A11	High Level Input	VDIH	2.0	3.4		V
All	Supply Voltage	V _{CC}	4.5	5	5.5	
t&d	Low Level Input Current	IIL	(19) N	-100	- 150	μА
s	Low Level Input Current	IIL	76	-100	- 150	μА
tåd	High Level Input Current	IIH		125	150	μА
s	High Level Input Current	IH	No. 1904 V	125	150	μA
t&d	Input Capacitance	cI		6	10	pF
s	Input Capacitance	cI		6	10	pF
tåd to TåD	Reset Propagation Gate	t _{PDLH}		17	30	ns
tåd to JåD	Reset Propagation Gate	t _{PDHL}		19	30	ns
d to p	Reset Propagation Gate	tpDLH	90.0	32	45	ns
d to p	Reset Propagation Gate	tpDHL	Pospaci	29	45	ns
71/eq de	E JNG ^T					

TABLE 11
SELECT CONTROL

INPUT	PARAMETER	MNEMONIC	MIN	ТҮР	MAX	UNIT
A11	Low Level Input Volts	VCIL	l nollsky	.25	.8	v
A11	High Level Input Volts	VCIH	2.0	3.4	9	V
A11	Supply Voltage Volts	v _{cc}	4.5	5	5.5	V
A11	Low Level Input Current	IIL	i nolder	segon 9	-800	μА
A11	High Level Input Current	IH	d nother	184019	200	μА
A11	Input Capacitance	c _I	U. not 161	12	20	pF
A11	Control Propagation	t _{pčLH}	d naith	27	35	ns
A11	Control Propagation	tpcHL	R molta	17	35	ns
	T0 05 9:3q	dgt#ew	1 00 (50)	asgon I i	T	
	Sa 03 269	sm2+1(g)	et norma	Propag	Ö	
	88 18 * _{0.782} *	100	a girne	s to c		
	RE SE HTSE ³				- 3	1 0

TABLE 12
CONFIGURATION DELAYS FROM CLOCK

No-Scale 0 Propagation High-Low t_{pHL} 45 72 m d to P reg 1 Propagation Low-High t_{pLH} 45 72 m RX to P reg 0 Propagation High-Low t_{pHL} 45 72 m T = +1 1 Propagation Low-High t_{pLH} 45 72 m Round 1 Propagation Low-High t_{pLH} 45 72 m Truncate 0 Propagation Low-High t_{pLH} 45 72 m SUBA 1 Propagation High-Low t_{pHL} 45 72 m ADDA 0 Propagation High-Low t_{pHL} 30 47 m ADDA 1 Sto config clock t_{pHL} 33 55 m	STATE	PARAMETER	MNEMONIC	MIN	ТҮР	MAX	UNIT
No-Scale 0 Propagation High-Low t_{pHL} 45 72 red to P reg 1 Propagation Low-High t_{pLH} 45 72 red t_{pHL} 77 red t_{pHL} 78 red t_{pHL} 79 red t_{pHL} 79 red t_{pHL} 70 red t_{pHL} 70 red t_{pHL} 70 red t_{pHL} 70 red t_{pHL} 71 red t_{pHL} 72 red t_{pHL} 72 red t_{pHL} 73 red t_{pHL} 75 red t_{pHL} 76 red t_{pHL} 77 red t_{pHL} 77 red t_{pHL} 78 red t_{pHL} 79 red t_{pHL} 79 red t_{pHL} 70 red t_{pHL} 71 red t_{pHL} 72 red t_{pHL} 72 red t_{pHL} 73 red t_{pHL} 75 red t_{pHL} 76 red t_{pHL} 77 red t_{pHL} 78 red t_{pHL} 79 red t_{pHL} 79 red t_{pHL} 70 red t_{pHL} 71 red t_{pHL} 72 red t_{pHL} 72 red t_{pHL} 73 red t_{pHL} 74 red t_{pHL} 75 red t_{pHL} 75 red t_{pHL} 76 red t_{pHL} 76 red t_{pHL} 77 red t_{pHL} 78 red t_{pHL} 79 red t_{pHL} 70 red t_{pHL} 71 red t_{pHL} 71 red t_{pHL} 72 red t_{pHL} 72 red t_{pHL} 72 red t_{pHL} 73 red t_{pHL} 74 red $t_$	1	Propagation Low-High	t _{pLH}	Juqul (45	7.2	ns
RX to P reg 0 Propagation High-Low t_{pHL} 45 72 m $T = +1$ 1 Propagation Low-High t_{pLH} 45 72 m $T = t$ 0 Propagation High-Low t_{pLH} 45 72 m Round 1 Propagation Low-High t_{pLH} 45 72 m Truncate 0 Propagation High-Low t_{pHL} 45 72 m SUBA 1 Propagation Low-Migh t_{pHL} 30 47 m ADDA 0 Propagation High-Low t_{pHL} 30 62 m s to reg 1 s to config clock t_{SETL}^* 33 55 m		Propagation High-Low		sugal la	45	72	ns
RX to P reg 0 Propagation High-Low t_{pHL} 45 72 m $T = +1$ 1 Propagation Low-High t_{pLH} 45 72 m $T = t$ 0 Propagation High-Low t_{pLH} 45 72 m Round 1 Propagation Low-High t_{pLH} 45 72 m T_{pLH} 45 72 m T_{pLH} 45 72 m T_{pLH} 70 m T_{pLH} 70 m T_{pLH} 71 m T_{pLH} 72 m T_{pLH} 72 m T_{pLH} 72 m T_{pLH} 73 m T_{pLH} 74 m T_{pLH} 75 m T_{pLH} 76 m T_{pLH} 77 m T_{pLH} 70	1	Propagation Low-High	t _{pLH}	i apostio	45	72	ns
$T = +1 \qquad 1 \qquad Propagation \ Low-High \qquad t_{pLH} \qquad 45 \qquad 72 \qquad m$ $T = t \qquad 0 \qquad Propagation \ High-Low \qquad t_{pLH} \qquad 45 \qquad 72 \qquad m$ $Round \qquad 1 \qquad Propagation \ Low-High \qquad t_{pLH} \qquad 45 \qquad 72 \qquad m$ $Truncate \qquad 0 \qquad Propagation \ High-Low \qquad t_{pHL} \qquad 45 \qquad 72 \qquad m$ $SUBA \qquad 1 \qquad Propagation \ Low-High \qquad t_{pLH} \qquad 30 \qquad 47 \qquad m$ $ADDA \qquad 0 \qquad Propagation \ High-Low \qquad t_{pHL} \qquad 40 \qquad 62 \qquad m$ $s \ to \ reg \qquad 1 \qquad s \ to \ config \ clock \qquad t_{SETL}* \qquad 33 \qquad 55 \qquad m$	0	Propagation High-Low		Sugal 1	45	72	ns
$T = t \qquad 0 \qquad \text{Propagation High-Low} \qquad t_{\text{pLH}} \qquad 45 \qquad 72 \qquad \text{m}$ $Round \qquad 1 \qquad \text{Propagation Low-High} \qquad t_{\text{pLH}} \qquad 45 \qquad 72 \qquad \text{m}$ $Truncate \qquad 0 \qquad \text{Propagation High-Low} \qquad t_{\text{pHL}} \qquad 45 \qquad 72 \qquad \text{m}$ $SUBA \qquad 1 \qquad \text{Propagation Low-Migh} \qquad t_{\text{pLH}} \qquad 30 \qquad 47 \qquad \text{m}$ $ADDA \qquad 0 \qquad \text{Propagation High-Low} \qquad t_{\text{pHL}} \qquad 40 \qquad 62 \qquad \text{m}$ $s \text{ to reg} \qquad 1 \qquad s \text{ to config clock} \qquad t_{\text{SETL}} * \qquad 33 \qquad 55 \qquad \text{m}$	1	Propagation Low-High		THORE D	45	72	ns
Round 1 Propagation Low-High t_{pLH} 45 72 m Truncate 0 Propagation High-Low t_{pHL} 30 47 m SUBA 1 Propagation Low-Migh t_{pLH} 40 62 m s to reg 1 s to config clock t_{SETL} * 33 55 m	0	Propagation High-Low		ohed cost	45	72	ns
Truncate 0 Propagation High-Low t_{pHL} 45 72 m SUBA 1 Propagation Low-Migh t_{pLH} 30 47 m ADDA 0 Propagation High-Low t_{pHL} 40 62 m s to reg 1 s to config clock t_{SETL} * 33 55 m	1	Propagation Low-High		7.spager4	45	72	ns
SUBA 1 Propagation Low-Migh t_{pLH} 30 47 m ADDA 0 Propagation High-Low t_{pHL} 40 62 m s to reg 1 s to config clock t_{SETL} * 33 55 m	0	Propagation High-Low		dagagen	45	72	ns
ADDA 0 Propagation High-Low t _{pHL} 40 62 n s to reg 1 s to config clock t _{SETL} * 33 55 n		Propagation Low-Migh			30	47	ns
s to reg 1 s to config clock t _{SETL} * 33 55 n	0	Propagation High-Low			40	62	ns
	1	s to config clock			33	55	ns
	0				35	55	ns
		1 0 1 0 1 0 1 0 1 1 0 1	PARAMETER Propagation Low-High Propagation Bigh-Low Propagation Low-High Propagation High-Low Propagation Low-High Propagation Low-High Propagation Low-High Propagation Low-High Propagation High-Low Propagation High-Low Propagation High-Low Propagation High-Low Topagation High-Low Topagation High-Low Topagation High-Low Topagation High-Low Topagation High-Low Topagation High-Low	PARAMETER Propagation Low-High Propagation High-Low Propagation Low-High Propagation Low-High Propagation High-Low Propagation High-Low Propagation High-Low Propagation High-Low Propagation Low-High Propagation Low-High Propagation High-Low Propagation High-Low	PARAMETER MNEMONIC Propagation Low-High Propagation High-Low Propagation Low-High Propagation High-Low Propagation Low-High Propagation Low-High Propagation High-Low Propagation High-Low Propagation Low-High Propagation Low-High Propagation High-Low Propagation High-Low	PARAMETER MNEMONIC MIN TYP Propagation Low-High tpLH 45 Propagation Low-High tpLH 45 Propagation High-Low tpHL 45 Propagation Low-High tpLH 45 Propagation Low-High tpLH 45 Propagation High-Low tpLH 45 Propagation Low-High tpLH 45 Propagation Low-High tpLH 45 Propagation Low-High tpLH 45 Propagation Low-High tpLH 45 Propagation High-Low tpHL 45 Propagation High-Low tpHL 45 Propagation High-Low tpHL 45 Propagation High-Low tpHL 30 Propagation High-Low tpHL 30 Propagation High-Low tpHL 33 Propagation High-Low tpHL 33	STATE PARAMETER MNEMONIC MIN TYP MAX 1 Propagation Low-High tpLH 45 72 0 Propagation High-Low tpHL 45 72 1 Propagation Low-High tpHL 45 72 1 Propagation Low-High tpHL 45 72 1 Propagation High-Low tpLH 45 72 1 Propagation Low-High tpLH 45 72 1 Propagation High-Low tpLH 45 72 1 Propagation High-Low tpHL 30 47 0 Propagation High-Low tpHL 30 47 0 Propagation High-Low tpHL 40 62 1 s to config clock tSETL* 33 55

^{*} Assumes 50% derating for worst case timing.

And/Or 15/15

#2 Inverter W/3 loads 25/10

#1 Inverter W/1 load 10/25

Level Resistor Divider 5/5

TPLH/TPHL

TABLE 13

	c ^I	2.0	3.6	useq	٧
Input Capacitance High Level Input Current	c¹		.3		
High Level Input Current				1 .8	٧
			12	16	pF
	1 IH		.3	.50	mA
DW Level Input Current	IIL		-12	-20	mA
Propagation Time, High to Low Level	^t PDHL		10	20	ns
Propegation Time, Low to High Level	ow to t _{PDLH} 15	30	ns		
digh Level Input Voltage	VIH	2.0	3.6	any - y	٧
Low Level Input Voltage	VIL		.3	8,	٧
Input Capacitance	c¹		9	12	pF
ligh Level Input Current	IIH		.2	.5	ma
Low Level Input Current	IIL		.3 .8 12 16 .3 .50 -12 -20 10 20 15 30 3.6 .3 .8 9 12	-5	ma
High Level Input Current Low Level Input Current I IL Propagation Time, High to Low Level Propagation Time, Low to High Level High Level Input Voltage VIH Low Level Input Voltage VIL Input Capacitance CI High Level Input Current I IH			10	ns	
ropagation Time, Low to ligh Level	t _{PDLH}			20	ns
	Propagation Time, Low to High Level High Level Input Voltage Low Level Input Voltage Input Capacitance High Level Input Current Low Level Input Current Propagation Time, High to Low Level Propagation Time, Low to	Propagation Time, Low to digh Level High Level Input Voltage Now Level Input Voltage Input Capacitance Input Capacitance Input Current Input Current	Propagation Time, Low to digh Level High Level Input Voltage Low Level Input Voltage Vilumput Capacitance Cingle Level Input Current Ligh Level Input Current Ligh Level Input Current Cropagation Time, High to cow Level Cropagation Time, Low to to the control of the co	Propagation Time, Low to digh Level High Level Input Voltage Low Level Input Voltage VIL Simput Capacitance CI Sigh Level Input Current Ligh Level Input Current Ligh Level Input Current Cropagation Time, High to Low Level Cropagation Time, Low to Level Low Level	Propagation Time, Low to digh Level High Level Input Voltage Low Level Input Voltage VIL Low Level Input Voltage VIL Low Level Input Current Ligh Level Input Current Low Level Input Current Low Level Input Current Low Level Lo

L I_{IL}/Input = 200µA; I_{IH} = 50µA

^{* 4}pF pad + (2pF x 12 inputs) + 24pF metal

TABLE 13.A
PREDICTED POWER REQUIREMENT

PARAMETER	MIN	TYPICAL	MAX	UNIT
Case Temperature	-40	25	+125	C°
Vcc	4.5	5.0	5.5	٧
Power Requirement	3.16	5.14	7.9	W
Icc Total	630	1,028	1,500	mA
Icc per pin	210	343	500	mA
Ri Icc	1 numer 1	05 No.358	1,100	ohm
per pin			.3	ohm
Vgg Chip - Vgg Package	.060	.103	.150	٧
Vcc Chip - Vcc Package	.060	.103	.150	٧

3.0 Functional Timing

The maximum propagation times, currents, and capacitances are derated 20% for over temperature performance, $-40^{\circ}\text{C} \rightarrow 125^{\circ}\text{C}$ for any differences in the production of wafers. The typical values are those times expected in performance at 25°C ambient.

3.1 Operation Timing

The Arithmetic Unit (SPAU) executes a function by advancing data elements, generally from a sequential array, through the AU. The input of array-element data, the processing of the previous data element inputs, and the output of a result-element are concurrent operations which are executed in overlap.

3.1.1 Transfer-Element Timing

The loading and dumping of arithmetic unit LSI registers are performed in blocks of time from clock loading source register to clock loading destination register. These blocks of time are called transfer-elements. There are internal and external transfer-elements, those associated with register to register transfer on the same AU and those associated with inputting and outputting into and from the AU, respectively. There are three possible concurrent transfer-elements per AU. Inputs must be held across a delayed clock RS "well", while internal and output transfers are edge triggered and require only a 5 nanosecond "hold time". Table 14 details the worst case and typical propagation delays through the possible transfer-elements. These times are adjusted to reclocking at a common system clock rate, providing margin for excess time in transfer-elements before clock arrival. See Section 3.2 for a discussion of clocks.

3.1.2 Process-Element Timing

There are two process-elements nested between transfer elements and a scaling-element included in the output transfer-element. A process-element spans the time between the leading edge of the clock loading an operand register to the leading edge of the clock latching the arithmetic result register. The process-element is equated to the result register's alpha character mnemonic.

The two process-elements are:

$$R = D * T + kA; k = \pm 1$$
 (1)

$$X = S + \varrho P; \varrho = \pm 1$$
 (2)

Both (1) and (2) are overlapping, concurrent processes. Table 15 details the worst case and typical propagation delays through these process-elements. The clocking of transfer-elements also steps data through process-elements. The transfer-elements serve to move data efficiently through cascaded process-elements forming a pipeline. The clock codes serve to step the inputs and outputs of process-elements with one clock with the intent of doing so as close to margins as is practical. In this manner, a given process-element is executed at maximum utility.

3.2 Clocking

The assumed clocking scheme for the system uses a symmetric, complementary two phase clock (one the complement of the other). This permits use of the standard 16.66 MHz oscillator in contrast to two phase asymmetric, noncomplementary clocks generated by a 50 MHz oscillator.

The SPAU uses a clock strobed, decoded clock for each internal register. The clock code is accessed from ROM or PROM one clock cycle before use and is retimed with the clock for use. Retiming should be performed using H or S-TTL propagation speed registers. The 54S194 meets the qualification with margins at both leading and trailing edges of the code. The 54175 & 54174 does not provide sufficient leading edge margin (which is true for EFL also). The 54S174 and 54S175 satisfies the leading and trailing edge cases; however, without trailing edge margin. Tables 16, 17, and 18 and Figures 7, 8, and 9.

A quasi radial clock distribution is required to minimize external clock skew. The limit of 10 nanoseconds is imposed on any stub of the radial fanout. The following limits are established for skew per item per stub.

- (1) maximum 54S140 skew 4 nanoseconds
- (2) maximum transmission line 2 nanoseconds
- (3) 4 30 pf loads 4 nanoseconds

The clocking of MSI registers and RAM's in the transfer elements is performed once in 240, 360, 480 nanoseconds by 60 nanosecond slots produced by a ring counter with 60, 120, 180, 240, 300, 360, 420, and 480 nanosecond taps and a recirculate period of 480 nanoseconds.

The selected tap using 54S194's represents a clock offset maximum of 20 nanoseconds using 54128 clock drivers for unloading. The criteria for tap usage is dependent upon worst case propagation delays from a source register through a transfer element to a destination register and the tap or closest timing to a tap used to clock the source register. In the 4AU FFT processor, the most common asymmetric clock from the ring counter has a period of 480 nanoseconds and a pulsewidth of 60.

An example implementation for dump X or R to TTL is derived from Tables 14 and 17, and Figure 8. Assume X is clocked by the edge 129 nanoseconds (92 + 37) displaced from tap 240's leading edge maximum worst case. Using LS-TTL 170 nanoseconds minimum must be allowed for the transfer element and the tap 60 leading edge, displaced 540 nanoseconds from 0 would clock in data. The transfer time allowed is 300 nanoseconds, the worst case propagation including skew and 20% margin is 299 nanoseconds. The typical propagation time at 25°C ambient is 214 nanoseconds (111 + 103).

The CICLKF clock which strobes the configuration register directly is a gated clock which generally is issued during reset initialization. This gating is application dependent and will not be treated here. Note enter k in Table 15 is the set-up of the configuration register. The CICLKT clock is delayed a maximum of 22 and a minimum of 10 nanoseconds before being applied to the configuration register. Note that the worst case maximum propagation of configuration set-up using LS-TTL requires 3 clock periods or 180 nanoseconds. Substituting H-TTL reduces the configuration set-up to 2 clock periods or 120 nanoseconds.

TABLE 14

Transfer	lements, Int	ernal		
X or R to P (RTBT Static)	t	t	t	L
R Reg CML to EFL	arroc	30	<u>typ</u> 20	987
O. C. RX Bus Driver		25	15	Park a
O. C. Bus		30	15	radimize
P Input Multiplexer		30	19	/ stone
P Set-up		15	15	
ne monimum worst made. Ising	240	130	84	
R to P RTBT (1-0)				
External Clock Skew		8	5	
545174 (Control)		17	12	(03 bng
External Propagation		8	3	0
RTBT Inverter		22	15	1
O. C. RX Bus Driver		25	15	refacted
0. C. Bus (to IV)		30	15	1
P Input Multiplexer		30	19	
P Set-up	marintar-a bas	15	15	
	240	155	99	
X to P RTBT (0-1)				
External Clock Skew		8	5	
54 and 174 (Control)		12	8	
External Propagation		8	3	
RTBT (Double-Inverter)		35	22	
O. C. RX Bus Driver		25	15	
O. C. Bus (to IV)		30	15	
P Input Multiplexer		30	19	
P Set-up		15	15	
	240	163	102	

Transfer Elements, External

Dump X or R to RAM alloc	t max	t typ	gg s t u
X Register (includes CML to EFL)	30	20	1
O. C. RX Bus Driver	15	5	0
O. C. Bus (to IV)	15	10	0
Scale Multiplexer	15	10	0
Tristate Driver	30	15	1
Output (point to point) Propagate (1.5V)	12	8	1
External Data Propagate	10	5	1
External Clock Skew	10	5	-
Wait for Clock (Margin)	43	102	
RAM Write Time	60	60	
240	240	240	
Dump X or R to T, D, A, S			
X Register (includes CML to EFL)	30	20	0
O. C. RX Bus Driver	25	15	1
O. C. Bus (to IV)	30	15	1
Scale Multiplexer	15	10	1
Tristate Driver	23	10	0
Output (point to point) Propagate (1.5V)	12	8	0
Reset Override Gate	30	10	0
Set-up D, T, A, S	36	22	0
External Clock Skew	10	5	
Wait for Clock (Margin)	29	125	
Clock Delay (Margin)	40	30	
Hold (60 Minimum)	80	120	
360	360	360	

Transfer Elements, External

Low Speed	t	tMAS	of the	X qaud
LOAD D, T, S	alloc	max	typ	
External Clock Skew		10	5	
54LS174 Data Register		30	20	
54L157 Data Multiplexer		54	36	
Reset Override Gate		30	10	
Set-up D, T, A, S	saines Tancor	36	22	
Wait for Clock (Margin)	180	40	87	
Clock Delay		40	30	
Hold (60 Minimum)	120	69	90	
	300	300	300	
High Speed				
LOAD D, T, S				
External Clock Skew		10	5	
54S174 Data Register		17	12	
Reset Override Gate		30	10	
Set-up D, T, A, S		36	22	
Wait for Clock (Margin)	120	27	71	
Clock Delay		40	30	
Hold (60 Minimum)	120	80	90	
	240	240	240	
Dump X or R to TTL				
X Register (includes CML to EFL)		30	20	0
O. C. RX Bus Driver		25	15	1
O. C. Bus (to IV)		30	15	1
Scale Multiplexer		10	10	1
Tristate Driver		23	10	0
Output (point to point) Propagate	(1.5V)	12	8	0
Set-up 54LS174		30	20	0
External Clock Skew		10	5	
Wait for Clock (Margin)		70	137	
10.0 10.0 0.0 0.0 0.0 0.0 0.0 0.0 0.0 0.	240	240	240	

TABLE 15

Process Elem	nents			
Load A and Add or	t	t	t	L
Load P and Add	alloc	max	typ	19242
P Register including CML to EFL		30	20	1
Add/Subtract Multiplexer		15	10	0
Adder Driver		25	15	1
Add Propagation		112	94	1
CML X Register Set-up		15	15	0
Internal Clock Skew		10	_2	-
	240	207	156	
Load S and Add				
S Register		60	35	1
Adder Driver		15	naine7ni	0
Add Propagation		112	94	0
CML X Register Set-up		15	15	1
Internal Clock Skew	no	10	_2	•
	240	212	153	
Change Add to Subtract				
External Clock Skew		8	5	-
54S174 Control Register (CADDT)		101317M	12	0
Signal Propagation		3 、	n feetste	0
AU Control Set-up		35	22	1
2 Multiplexer		30	19	-
Adder Driver		15	7	
Add Propagation		112	94	-
CML X Register Set-up		15	15	-
102 V	240	235	175	

PROCESS ELEMENTS

Ente	r k 111				A bas.
	C2CLK		0	0	
	External Clock Skew		8	5	-
	54LS295 Configuration		70	47	0
	(Tristate)				
	Configuration Set-up (k)	60-	55	35	0
	2 06 207 186	180	133	87	
Chan	ge k				
	CICLK + Q		0	0	
	Configuration to mux		30	20	0
	Inverter mux Control		22	15	1
	K Multiplexer		15	10	0
	Product Driver		25	15	1
	Product Propagation		168	140	1
	CML R Register Set-up		15	15	
	Internal Clock Skew	<u></u>	10	_2	
		360	285	217	
Load	d D or T and Multiply				
	D Register		60	35	1
	Product Driver		25	15	1
	Product Propagation		168	140	1
	CML R Register Set-up		15	15	1
	Internal Clock Skew		10	2	
		360	278	207	

TABLE 16
MINIMUM CLOCK STROBE & MAXIMUM CLOCK DODE DELAYS

LEADING EDGE

	CLOCK t _{min}	CODE t _{max}	L
Delay to 00 Phase Clock	60		
54S140 Driver Delay	6		
54194 Delay		17	
AU (C2CLKF) Clock Inv.	10		(0-1)
AU Clock Decod		39	10201
TOTAL	73	56	
Minus Code Total	60	20	
	- <u>56</u>		
Difference Margin	48		
TRAILING EDGE			
Code Width		120	
Delay to 0'OClock	60		
54S140 Driver Delay	6		
54194 Delay		17	
AU Clock Inverter	7		(1-0)
AU Clock Decoder		39	1 67061
Clock Width	60		
	133	776	
ŢOTAL	133	176	
Minus Clock Total		<u>-133</u>	
Difference Margin		43	

TABLE 17

MAXIMUM CLOCK STROPE & MINIMUM CLOCK CODE DELAYS

LEADING EDGE

	CLOCK t _{min}	CODE t _{max}	L
Delay to 0° Phase Clock 54S14O Driver Delay	60	8	
54194 Delay AU (C2CLKF) Clock Inv.	ar = 10	20	
AU Clock Decoder	22	191009	(0-1)
TOTAL	92	28	
Minus Code Total Difference Margin	<u>-28</u> 64		
TRAILING EDGE			
Code Width	60	120	
Delay to O ^O Clock 54S14O Driver Delay	8	8	
54194 Delay AU Clock Inverter	10	20	
AU Clock Decoder	15 60		(1-0)
Clock Width	145	148	
TOTAL Minus Clock Total		- 145	
Difference Margin		3	

TABLE 18

TYPICAL CLOCK STROBE-CLOCK CODE DELAYS

SERVINGE AND LEADING EDGE

	CLOCK t _{min}	CODE t _{max}	e engliger etgestifel
Delay to 0° Phase Clock	60		
54S140 Driver Delay	8		
54194 Delay		15	
AU (C2CLKF) Clock Inv.	15		(0-1)
AU Clock Decoder		30	
TOTAL 13 BROW DAG OUT	83	45	
Minus Code Total	- 45		
Difference Margin	38		
TRAILING EDGE			
Code Width		120	
Delay to O ^O Clock	60		
54S140 Driver Delay	8		
54194 Delay		15	
AU Clock Inverter	10		(1-0)
AU Clock Decoder		20	711
Clock Width	60		
TOTAL	138	155	
Minus Clock Total		- 138	
Difference Margin		17	

4.2.2 Register Clearing

The zero override, RSTF, forces the interpretation of input data to a logical zero at all input registers. The A, T, D, P from d inputs, S, and C registers constitute the resetable set. A clock code in conjunction with a clock generates one clock to these registers and the register/s designated by the clock code are cleared. The codes provided are A, T, D, P, or S alone and T and D or P and S together. The zero override also forces the +2047/2048 override feeding the A and T registers to zero.

The initialization clear is held through one microprogram cycle propagating zeroes through the pipeline at start-up. The programmed clear is used to reset an accumulator after n iterations and is introduced at the inputs during the dump output transfer element. The programmed clear should be applied 60 nanoseconds prior to the clock period and follow that period for 60 nanoseconds to reset a particular register or input register pair. The configuration, C, register may be independently reset with the application of the CICLK and RSTF. The set-up and hold times given previously also apply to the C register.

4.2.3 Register + 1 Data Override

When the function $T*D+k\cdot A$ is to be used as (+1*D+kA) the Z configuration flip-flop overrides the t(sn-11) input with +1, 2047/2048; and the T and D register clocks may be generated to load the multiplier with the addend or subsubtrahend into D simultaneously with +1 into T. The Z configuration flip-flop must be returned to its original state by a high input at SO9 and a ClCLK clock.

4.2.4 The -1/2048 Default Input Value

The t(sn-11), d(sn-11), and s(sn-11) data inputs are pulled high (5.0V) by a pullup resistor at the input to the TTL buffers when the inputs are open. This eliminates the external provisioning of pullup resistors provided in high speed system design on unused inputs and permits selective grounding of s inputs for constant configuration when those data inputs are not used. It also provides an opposing data pattern to reset override for dynamic testing.

4.2.5 Product Significance

The product of the two values held in the T and D registers is truncated or rounded to 12 most significant bits including sign, depending on the state of the round, r, configuration flip-flop. The round carry is inserted into the 13th bit (2^{-12}) . The 11 least significant bits of the product may be accessed by programming the TXL clock code after loading the multiplier and multiplicand.

4.0 Application

The SPAU is designed to provide a high utility in throughput when applied as a continuous function to a data stream. It is designed to be electrically compatible with any one of the five TTL families, L-TTL, LS-TTL, TTL, H-TTL, and S-TTL, directly interfaced. The SPAU may tie onto a tristate bus or be configured into a direct point-to-point logic network. The internal functions and some interconnect controls are configurable through an internal configuration holding register. The remainder are classified as high rate functions and interconnect controls, and are serviced directly from the microprogram control. The clocking of events within the arithmetic unit is controlled by a clock code obtained directly from microprogram control and strobed by a free running easy to use symmetrical low frequency (8.33 MHz maximum) clock.

The functional features include a 12 X 12 bit multiplier, two twelve bit adders with two's complement add/subtract control, product truncation or rounding to the twelve most significant bits, two 12 bit accumulator registers, four 12 bit operand holding registers with synchronous programmed reset, and a 12 bit post operative scaler. An internal bus links the product and adders, provides a fast accumulator, and satisfies a high speed FFT quarter butterfly or low speed half butterfly capability.

4.1 Signal Processing Architecture

The arithmetic unit . SPAU is incorporated in a complex arithmetic microprocessor illustrated in Figure 10. A minimum of two complex arithmetic microprocessors is needed to configure a sequential mode FFT butterfly, Figure 11, where each SPAU serves as a "half-butterfly". The most efficient pipelined FFT butterfly is depicted in Figure 12. It is configured from two complex arithmetic microprocessors each containing two arithmetic unit LSI's, each serving as a "quarter-butterfly".

4.2.1 Register Clocking

The arithmetic SPAU contains input and output holding registers as shown in Figure 1. Data is loaded into these registers with the absence of a reset or preset override when one or more clock decoder gates of 7 is enabled permitting the free running clock to pass through to the register/registers. Clocks are enabled according to the Table 4 from clock code inputs QCLKOT ot QCLKOT.

4.3 TTL Family Compatibility

The signal processing arithmetic unit (SPAU) is designed to be compatible within the specified limits of the five families of TTL. Mixing of the families in a design requires the adoption of design rules. The SPAU compatibility is not without reservation, however. SPAU inputs, for example, require from 4 to 8X the normal (40 μ A) source current of TTL.for V_{IH} and a reduced sink current for V_{IL} . A 50K Ω base resistor at V_{IL} typically provides 20μ A current for the input TTL emitter follower buffer and $^-80\mu$ A source current into the TTL output sink at the data inputs. Control inputs require a larger source current. The SPAU input fan-in is limited by the sourcing capability of TTL.

L and LSTTL have low noise margins and consequently should not be mixed into a system utilizing a lot of noisy and high noise margin S- or H-TTL. It is expected that the low noise generated by L or LS-TTL is more compatible with the internal CML (Current Mode Logic) within the SPAU. An LSI partition of an existing system should translate as many MSI, S and H-TTL to L and LS-TTL (except in the clock code area). The L and LS-TTL families have 200 and 300 millivolt noise immunities for $V_{\rm IL}$ at +125°C respectively. The SPAU output source and sink capability is in keeping with the L and LS-TTL fan-in requirements. The $V_{\rm UL}$ maximum of .3V is under L and LS-TTL load conditions to a fanout of four.

Table 19 is a representative example of cross TTL compatibility at a single gate level. It is only useful in component selection in implementing a preliminary LSI partition.

All a.c. loads are rated at a maximum of 50 picofarads which translates to maximum "daisy chain" of six single stations (clocks and some MSI to three double stations) and ten picofarads of interconnect. The propagation times for these a.c. loads are listed in Table 19 over temperature. These times are intended for use in worst case over temperature designs and apply to single positive NAND gate structure delays from 1.5V input to 1.5V output. As a design practice, establish the propagation delay at 50pf for those devices selected and use this in delay averaging without permitting the a.c. load to exceed 50pf. Budget 7 picofarads per input load (a Dual J-K has a 4 clock load of 28pf), 10 picofarads per foot for #30 wire wrap, 3 picofarad per inch for 28 mil laminants and interconnect logic. The fanouts given in Table 19 assume 3" of interconnect on a multilaminant board. The 50 picofarad load is a maxinum a.c. fanout for the arithmetic unit TTL tristate outputs. A maximum of 15 picofarads is assumed for each "off" tristate driver on a tristate bus.

153

A high speed register should not fanout to a low speed register if both are clocked by the same clock, as a general rule, since the switching time of the high speed register may be many times less than the data hold time of the low speed register. The L and LS-TTL MSI registers are "slow" registers. The design must guarantee that the minimum delay through logic between fast and slow exceeds, in all cases, the hold time plus maximum clock skew of and to the "slow" register, when a high speed register fans out to a low speed register. The SPAU LSI has a mix of high and low speed registers in it; this was dore for reasons of area and power economy. In the process of micro-coding the arithmetic unit clock codes, allow sufficient hold time for the arithmetic unit A, D, S, and T registers; and under no circumstances, allow these to be clocked simultaneously with a source register in a transfer-element where they are a destination register.

The clock strobing the clock decoder in the arithmetic unit is continous which demands a "no-clock" code for holding registers during a clock. The clock codes, implemented, enable the clock gate for any single arithmetic unit register, groups of registers, or no register (all heid). The sequence of clock codes, comprising the microprogram, enables clock pulse "wells" to latch input data streams into the A, D, S, and T registers and enables clock edges to capture output result data into the edge triggered P, R, and X registers. The code sequence of the microprogram is derived from the timing of transfer-elements and process-elements, given in section 3.0 of this specification, to accomplish a particular function. One clock code is required per clock period and the minimum clock period is established at 120 nanoseconds for worst case designs.

A twenty percent increase in throughput can be achieved for systems requiring best commercial practices and operating in a controlled 25°C environment using the typical values given in section 3 of this specification. The structure of the arithmetic unit LSI does not preclude its increased capability in a relaxed thermal environment.

TABLE 19

/				Ell	ITL COMPATIBILITY STANDARD	IBIL	IX ST	MDARD									
PARAMETER	IOH	TOS MA		IOL TPLH	TPRL ns	25°C TPLH ns	25°C TPHL ns	125°C max V _{IT}	-55°C max V _{IT}	125°C 755°C 125°C max max IH VIT VIT VIH ua	I _{1L}	ר דונ	11T-21	JTT JA3	TTL	лтт-н	JTT-2
/	V _{0H} = 2.5V	V _{OH} = V _{OL} = V _{OL} = 2.5v 0.0v 0.3v	V _{0L} = 0.3V	_L = 50pf	_{Cլ} = 50pf	₁ - 50թք 250c	₁ - 50թք 25 ⁸ Ե	C _L = V _{OH} = 50pf 3.7V 25°C	^V он ⁼ 2.5	V _{IH} ⁼ 2.5V	V _{IL} = 0.3V	H/L	H/L	H/L	H/L	H/L	H/L
用・	7	٠.	2	4050	35125	35	32	.5	1.25	10.0	2	2	1	2	1	1	-
LS-TIL	4	-13	9	11,125	1150	6	10	9.	1.0	20.0	4.	4	4	4	-	_	-
É	-5	-20	16	22	15	14	10	1.0	1.0	40.0	-1.6	9	9	9	9	9	9
#-#	-13	-40	20	10,125	10,50	7	9	1.0	1.0	50.0	-2.0	9	9	9	9	9	9
5-ТГ.	-20	-40	19	5 _{flat}	₅ 20	2	2	1.0	1.0	90.09	-2.0	w	9	9	9	2	2
LSI-TTL-TS	4-	œρ	9	42	35					150.0	.05	4	4	4	-	-	-
TTL-TS	9-	-30	16	13	18	80	12	1.0 1.0		50.0 -1.6	-1.6	4	4	4	4	-	•

ľ	۰	٠	
ú	,	7	
į			
		3	
Č		5	
i	ì	٤	
			-

50pf - line cap maximum / /pf/input

Output source current into load

Output source current into ground short

Output sink current from load

Output voltage high Output voltage low


Propagation 1.54 input to 1.5V output (.3 to 2.5V in) to (2.5 to .3V out)


Propagation 1.5V input to 1.5V output (2.5V to .3V in) to (.3V to 2.5V out)


Maximum Logic O Low input threshhold


Input sinking current


Input (generally) source current






















SK		SEA:330MP	REVISIO	NS	810
)N	8 3148	LTR	DESCRIPTION	DATE	APPROVED
	DATA STREAM DATA STREAM	13 DIT MICADION	AROCESSING ARITHMETIC BUTT LSI MAXIMUM VIROL	TIME MULTIPLEMS RECULTS STREAMS	
	ENGINEE	RING SKETCH		TRW.	
			ONE SPACE PARK	REDONDO BEACH, CA	LIFORNIA
	ORIGINATOR	DATE	Figure 10 Complex Arithm Black Di	refic Microproce iggram	
	ORIGINATOR	DATE	Figure 10 Complex Arithmetics Discrete		

165

SYSTEMS \$23 REV. 12-71





APPENDIX B

DETAILED LAYOUT AND CIRCUIT DESIGN OF SPAU 1

Due to its complexity and the many disjoint functions incorporated into the SPAU I design, the layout of this chip represented a formidable challenge. The basic technology employed, the triple diffusion process, also has a restriction to use only single level of metallization for both power and signal bus. Although TRW maintains and is developing a CAD effort in LSI, it was clear that none of these were sufficiently advanced to handle a problem of the magnitude offered by the SPAU 1. The SPAU I called for a custom layout design; however, certain standardizations were employed which reduced the manual task and a maximum use was made of computer-designer interactive aids, the Applicon system.

Standardization was used in the size of the circuit cell and the power bus interface with these cells. The circuit cell is rectangular with signal entry and exit on all four sides. This facilitated the two dimensional multiplier block of oogic, the largest electronic segment on the chip. Figure

2 shows the SPAU Layout Plan and the circuit cell dimensions used. The overall chip dimensions are 315 by 351 mils. In the list of figures included in Appendix B, the schematic diagram of all circuit cells are shown. Also shown in each cell is the approximate placement for all input and output signals and any routing of control lines through the cell.

The type of logic circuits used can be determined from the schematic diagrams. All inputs and outputs are TTL logic compatible, but not necessarily identical as can be determined from a review of the SPAU Specification. The EFL (emitter follower logic) is most often used, but other logic forms are used where there are circuit reasons for doing so. EFL is used in the D and T registers and extensively in the multiplier array. The multiplier array uses non-threshold AND-OR gates without level restoration through the entire array. At each one bit product point in the array both true and complement output signals for both carry and sum outputs are fully implemented (so called dual railing). The final dual rail outputs are compared via a differential amplimental leads quite fortuitously into CML (current mode logic) logic. The register R is consequently implemented with CML circuits and level levels by a Norton mirror circuit (see Cell R and Cell X).


In the figures of the circuit cells, at the upper right hand corner the number of devices used (a device is a transistor, resistor, or diode) and the average power consumption in milliwatts. The spatial distribution of power is shown in Figure 3 and the device count in Figure 4 These are respectively 5 watts (nominal, 25°C) and 13,796 devices for the SPAU. Power bus current, thermal interface, diffusion parameters, and package connections are shown in Figures 5 through 9, respectively. This is followed literally by Cells A through Z in the figures of this Appendix.


LIST OF FIGURES - SPAU 1, APPENDIX B


FIGURE	TITLE		
1	LSI Implementation Ar	ithmetic Unit Log	jic Schematic
2	SPAU Layout Plan 12 B	it Word Length	
3	Power Distribution 12	Wide SPAU	
4	Device Count 12 Bit W	ide SPAU	
5	VCC2 Bus Current Dist	ribution	
6	SPAU Thermal Interfac	e	
7	Diffusion Parameters	for SPAU	
8	SPAU/12 Package Conne	ctions	
9	CELLA		
10	CELLAA		
11	CELLACL		
12	CELLAD		
13	CELLADS		
14	CELLAU		
15	CELLAX		
16	CELLAXD		
17	CELLAXF		
18	CELLCAD		
19	CELLCDB		
20	CELLCX		
21	CELLCIC		
22	CELLC2C		
23	CELLD		
24	CELLDCK		
25	CELLDCL		
26	CELLDCR		
27	CELLDE		
28	CELLDX		
29	CELLEX & CELLSXM		
30	CELLFX		
31	CELLFXC		
32	CELLKMU		
33	CELLLAT		
34 35	CELLLDT		

LIST OF FIGURES - SPAU1(cont'd)

FIGURE	TITLE		
36	CELLLSX	thmetic Unit L	
37	CELLNE		
38	Limiter Control L		
39	CELLLMC		
40	CELLO		
41	CELLOSN		
42	CML D Type F/F wi	th EX. OR Gate	& Restorer
43	CELLPCL		
44	CELLPP		
45	CELLQCØ		
46	CELLQC1		
47	CELLQC2		
48	CELLQC3		
49	CML D Type FF CEL	LR	
50	CELLRCL		
51	CELLRND		
52	CELLRTB		
53	CELLRX		
54	CELLS		
55	CELLSB		
56	CELLSCA		2 (ptp.133)
57	CELLSCC		
58	CELLSCL		
59	CELLSNC	FIGURE	TITLE
60	CELLSX	69	Overflow Control CKT
61	CELLSXL	70	CELLUOC
62	CELLT	71	CELLX
63	CELLTCL	72	CELLXCL
64	CELLTX	73	CELLZ
65	CELLTXI	74	STD TRANSISTOR MODELS
66	CELLTXL	75	COMPONENT CMLX
67	CELLU	76	COMPONENT CML
68	CELLUA	77	BIT SLICE








3	11	2	840	4		6	7	8	9	10	11	12	13	14	15	16	17	16	
+	PW	160	to	ŧn	den	de	da	do	4	45	dec	47	4.	4	410			AY	-8624
2		(swy	(NWS)	ΣĽ	DE	DCK	DCR	D	D	Ö	D'	D.	0	0	2	0	NE	ما	7840
3		T	A	AA	CX	Fxc	Fxc	FX	FX	FX	Fx	FX	FX	F×	FX	FX	υ		7056
4		Т	A	AA	C×	AKF	AKF	R×	RX	RX	R×	2×	R×	2×	R×	R×	υ		6272
5		T	A	AA	c×	AX	AX	AX	Ax	AX	Ax	A×	Ax	A×	Ax	D×	·N	900.00 P00.00	5488
6	4	T	A	AA	cx	Д×	AX	AX	A×	AX	AX	A×	Ax	Ax	A×	Ax	Ų		4704
7	67	T	A	AA	cx	Ax	AX	AX	A×	Ax	Ŋ	4	3920						
8	4	7	A.	AA	Cx	Ax	AX	AX	, DK	A×	ע	40	3136						
9	tos	T	A	AA	c×	Ax	AX	AX	AX	Ax	AX	æ	Ax	АХ	AX	AX	U	49	2352
10	*	T	A	AA	C×	AX	AX	AX	AX	AX	AX	A×	AX	AX	AX	AX	IJ	40	1568
"	dag	T	A	AA	EX	Ax	Ax	AX	AX	Ax	U	47	784						
12	-	T	A	AA	C×	Ax	AX	AX	AX	Ax	U	Ac	0						
13	Ł,	Т	A	AA	CXE	AXD	AND	AXD	AXO	AXD	A70	AXO	AXD	AXD	AXO	AXD	N	46	-784
14	ten	TS	A	AU	EX	DX.	DX	DX	DX	DX	CX	O×	DX	DX	DX	DIX	RND	404	-1568
15	PW	TCL	TXL	UA	SXM	5×	5×	sx	sx	5×	5x	s ×	5 x	sx	SX	SXL	KM	AB	- 2352
16		ACL	(ma)	RCL	R	R	R	R	R	R	R	R	R	R	R	R	2	PW	-3136
17	RSP	LOT	(EAT)	Bus	PP.	PP	PP	PP	PP	PR	PP	PP	PP	PP	PP	PP	COB		-3920
18	90	ace	LRP	PCL	P	P	P	P	P	P	P	Р	P	P	Ρ	P	CAD	can.	-4704
19	91	QC1	(1000)	IMC	ADS	AD	AD	AP	AD	AD	AD	AD	AD	AD	AD	ADE	RTB	Repr.	-5468
20	42	QCZ	(Sec)	XCL	XS	×	×	×	×	×	×	×	×	×	×	XE	ESE	Clos	-6272
21	98	QC3	(L5X)	SCL.	8	S	3	S	5	S	5	SNC	SNC	SNC	SNC	SNC	68	doz	-705\$
22	-	(6M)	(542)	CZC	CEN	0	0	0	0	0	0	•	0	0	0	8	SCA	4	- 7640
23	PW		•	Cong	400	4.	4	4,	4	40	One	4,	1 /40	00	4	Ø,,	400	PW	-8624

		SK				REVISION	IS		
1		3K		LTR	DESCRI	PTION		DATE	APPROVED
1	-8624								
	7840								
	7056								
	6272								
	5488								
	_			1176 (6.U.= 28 DAL) T[[TTT]				
	470+		handan	1					
	3920	F	777	GNO BUS	777	1			
	3/36	E			1				
	2352	E		*	1-				
	-	-	CIR	CUIT CELL	-				
	1568	F.				392 pm (15.68 mils))		
	784	E				(/5.50 4.75)			
		F					CELL A	250 164	.640 Mg 2 1.4 mil 2)
1	-784								
	-	F	11/1	Vec Bis	777		H		ils device
	-1568								
	-1352	REF FOR	-	420 pm					
	-3134	LYL 16: THE LICE		(16.8 mils)					
	-3920		CH	iip Size	315 × 35	5/ = 1.	1057 X	105	mils
	-4704								
á	_			CHIP YIELD			defede	(m²); Y	(+ 200)
3	-5468		WAFER YIL	ps par 2" wa slo = 4.9.		CHIPCO	95T(E225	chape) =	25.51
-	-6272						TRU	V	
	-1055		ENGINEERI	NG SKETCH	ONE S	PACE PARK •	SYSTEMS COOL	BEACH, C	ALIFORNIA
1	-7040		ORIGINATOR	DATE	-	PAU LA			
1	-8624				E			LENGTH	-
4	_				SIZE CO	DE IDENT NO.	F01/	Figure 2	
•		PLICAN RIDINATES	MJO	L	B	11982	SK		_
					SCALE	1	75	SHEET 1	OF EMS 3663/REV. 12-71
								9131	AAAA WEA! . C

	REVISIONS									
K	LTR	D	ESCRIPTION		DATE	APPROVE				
1 2 137 20 237 23 24 24 24 24 24 24 24 24 24 24 24 24 24	\$ 10.0 mag 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0 5.0	2,0	239 239 244 244 244 244 244 244 244 244		12 Work 3400 W Ac Se					
ENGINEER ORIGINATOR	ING SKETC	н	NE SPACE PARK	TRY SYSTEMS GROOM C. REDONDO	BEACH, CA	E SPAU				

SYSTEMS \$23 REV. 12-71

REVISIONS SK LTR DESCRIPTION DATE APPROVED



ENGINEERING SKETCH		TRW SYSTEMS MOUP ONE SPACE PARK • REDONDO BEACH, CALIFORNIA								
ORIGINATOR DATE	-		Bus PAV	CURRE	NT DISTABUTION					
38 580 080	SIZE	1198	17 NO.	SK	Figure 5					
2349-71	SCALE	179			SHEET 1 OF					

Keesa T stac	Marie Tirel	REVISIONS					
^	LTR	DESCRIPTION	DATE	APPROVED			
GOLD-EPOXY Z mils Alzo3 Ceramic Datege Gold Epiry 5 mils	SILICON CHIP	Tower Tower on Distribution 20 mils 20 mils 20 mils	.52 .52 .66				
TREE	SILICON: AU-ERXY: A	970 (05/m;1)/(watty/m;1	7AL 15.86°C , in 300x 30 CROSS-SECTION	e mil			
ENGINE	ERING SKETCH	_4.5°C	red thomas 1 / North 8/5/7.				
A CONTRACTOR OF THE PARTY OF TH	DATE	ONE SPACE PARK - RE	TEMS GROUP EDONDO BEACH, C	ALIFORNIA			
CHICHATOR	DAIE						
ORIGINATOR	and the At	SPAU THERM	AL INTERFAC	Æ			
	SERVICE OF A		SK FIGURE				

REVISIONS SK LTR DESCRIPTION DATE **APPROVED**

DIFFUSION PARAMETERS FOR SPAU CHIP

Triple 2 and Sens were interregated for processing parameters appropriate for the SPAU design. The principal device characteristics sought are

- 1. Pinched collector short resistance, Racp = 1000 A/s

- 2. Alpho cut-off freq. npm, fax = 250 mHz
 3. Alpho cut-off freq. pmp, fax = 70 mHz
 4. Unpinched collector sheet resistance, Rsc = 150 MD


TABLEI shows the results


SUB- STRATE	Rse	Xjc	Xj8	Xje.	Escp	Reco	fan	fup	REMARKS
N-OM	as	pm	um	pm	2/0	1/6	mHz	mHa	RSc=150Ab; BE=74
. 6	150	4.8	2.5	1.8	1070	10.8K	123	69	BOA - Sur-
. 8	150	5.2	2.3	1.5	670	49K	82	15	
. 8	150	4.5	2.0	1.5	710	17K	208	57	
.8	150	4.5	2.2	1.7	906	24K	248	67	
1.2	150	4.5	2.2	1.7	990	24K	265	71	
1.0	150	4.5	2.2	1.7	950	24K	258	69	
1.0	125	4.5	2.2	1.7	925	29K	251	69	
1.0	138	4.3	2.2	1.7	1090	25K	258	81	PSC=150 ; ESE=74/5
1.01.2	198212	4.31.1	2.22.1	A72.05	1000 2100	25K 2K	29±30	D±15	Bec = Not 10; Ru: 7:2


Selected target processing values are shown in the last flagged entry.


ENGINEERIN	G SKETCH		NE SPACE	PARK .	TRI SYSTEMS GAO REDOND		Α.
ORIGINATOR	DATE	=	DIFFUS	PAU	PARAM	ETERS FOR	
)		SIZE	119		SK	Figure 7	
MJO 2349-7	,	SCALE	181			SHEET 1 OF	


TRW DEFENSE AND SPACE SYSTEMS GROUP REDONDO BEACH CALIF LSI IMPLEMENTATION.(U)
DEC 77 J L BUIE F33615-7 AD-A057 874 F/G 9/5 F33615-74-C-1103 AFAL-TR-77-261 UNCLASSIFIED NL 30F4 AD 874 Û











	nien.	100	REVISIO	NS		
K	LTR	and the second	DESCRIPTION		DATE	APPROVED
		1				
		1				
	C.	(C) CELLA	05			
	C5-1 4					
	6		6.6			
		על	11			
		77	9.00			
		EDIT FROM				
		FOR CUID &				
		on LOPT				
				704		
EN	GINEERING		натак	TRM		
and the second second	IGINEERING NATOR		ONE SPACE PARK	REDONDO		ALIFORNIA
Annual Control of the Control	Approx Description		ONE SPACE PARK	REDONDO		ALIFORNIA
and the second second	NATOR		CELL	ADS	BEACH, CA	

SCALE

187

MJO

2349-71

SHEET 1 OF

SYSTEMS 523 REV. 12-71

REVISIONS SK LTR DESCRIPTION DATE APPROVED 15.8 MW 16 Devices CELLAU SIMILAR TO CELLAA BUT FOR BUSING TRW ENGINEERING SKETCH SYSTEMS GROUP

ONE SPACE PARK • REDONDO BEACH, CALIFORNIA ORIGINATOR CELLAU SIZE CODE IDENT NO. SK Figure 14 11982


SCALE

188

SHEET 1 OF

SYSTEMS 643 BEV. 1271

2349-71



REVISIONS SK LTR DESCRIPTION APPROVED 8.58 mw. 64 Davices CELLAXD FOR Resistor placed in (Di) .. lood. TRW.

SYSTEMS GROUP

ONE SPACE PARK • REDONDO BEACH, CALIFORNIA ENGINEERING SKETCH CELLAXD SPAU CODE IDENT NO. SIZE Figure 16

SK

SHEET 1 OF

SYSTEMS SES REV. 12-71

11982

190

SCALE

MJO


SK	Hovestone.	REVI	REVISIONS						
OWNER THE	LTR	DESCRIPTION	DATE APPROVED						
			8.58 MW. 61 Davices						
	CELL	FXC)							
	c č								
	CEL	AXF							
	CFLI	Ax',	CELLAXE IS IDENTICAL TO CELLAX EXCEPT FOR REMOVAL OF PULLDOWN						
			RESISTORS ON E & S.						
ENGI	NEERING SKETCI		TRW.						
ORIGINAT	OR DATE	CELL SPA							
O	17 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	SIZE CODE IDENT I	NO L						
E. F. Stranger	THE RESERVE OF THE PARTY OF THE	The state of the state of	SK Figure 17						


SCALE


191

SHEET 1 OF

SYSTEMS ME NEV. 1271









REVISIONS SK LTR DESCRIPTION 21. 5 MW. 22 Paris CELLCIC TRW.
SYSTEMS SROW
ONE BPACE PARK - REDONDO BEACH, CALIFORNIA ENGINEERING SKETCH ORIGINATOR CELLCIC 11982 SK Figure 21


SCALE

195

2349-71










Kasa ana	REVISIONS								
Canada I mana I	LTR	DE	SCRIPTION		DATE	APPROVE			
						mw. Devices			
		CELLDCI	76 35						
		ME AS CR	RII FOR COLOR	STF					
NI NA									
ENGINEE	RING SKETCH		E SPACE PARK	TRU	•	ALIFORNIA			
ORIGINATOR B	DATE	Į.	CELL		hurkeut.				
		SIZE	11982	SK	Figure 2	*			


199


SYSTEMS 533 REV. 12-71














REVISIONS SK LTR DESCRIPTION DATE **APPROVED** Poc(Aux) = 32 MN. 36 Darkey SI'UNE CELLKMU SIMILAR TO CELLCOB TRW.

SYSTEMS GROUP

ONE SPACE PARK • REDONDO BEACH, CALIFORNIA ENGINEERING SKETCH CELLKMU

SPAU

SK

CODE IDENT NO.

11982

206

SIZE

SCALE


MJO


2349-71


SYSTEMS 823 REV. 12-71


Figure 32


SHEET 1 OF














SYSTEMS 523 REV. 12-71





·V	REVISIONS A		RE	VISIO	NS					
K was a second	LTR	DE	SCRIPTION		811	DATE	APPROVED			
				1	44					
	231 45F		22.							
	FOR CIE			-Co	TK.					
ENGINEERING SKETCH			TRW SYSTEMS CHUP ONE SPACE PARK • REDONDO BEACH, CALIFORNIA							
ORIGINATOR 13	DATE		CE	LLL M						
MJO	18 J	SIZE	1198	Na.	SK	Figure 3	19			


SYSTEMS 523 REV. 12-71















SK	REVISIONS					
ON RAMA STAD	LTR	DESCRIPTION	DATE	APPROVED		




ENGINEERIN	TRW SYSTEMS CHOUP ONE SPACE PARK • REDONDO BEACH, CALIFORNIA					
ORIGINATOR	DATE		CELLG		4-3	
		SIZE	11982	100	Figure 46	
AJO 2349-71		SCALE	220		SHEET 1 OF	

SYSTEMS 523 REV. 12-71

REVISIONS


LTR DESCRIPTION DATE APPROVED



ENGINEERING SKETCH	The State of the Land	TRW SYSTEMS MANUP ONE SPACE PARK • REDONDO BEACH, CALIFORNIA				
ORIGINATOR DATE	E	CE		CZ	-	
	SIZE	1198		SK	Figure 47	
MJO 2349-71	SCALE	221			SHEET 1 OF	


REVISIONS

LTR DESCRIPTION DATE APPROVED



CELLQCS
LIKE QC# EXCEPT
FOR CONNECTION

ENGINEERING	TRW SYSTEMS GROUP ONE SPÂCE PARK • REDONDO BEACH, CALIFORNIA					
ORIGINATOR B	DATE	E		FLL	QC3	7.14
Committee V.S.		SIZE	1198		SK	Figure 48
AJO 2349-71		SCALE	222		18-08	SHEET 1 OF



SK	CELL	RCL	DATE APPROVED 37.7 mm 25 Owlers
	4		25 Davices
	4		T
	A Peri	RCLK	т
		As CELLXCL	
	EXCEPT	FOR GUANG	
The supplied was been as a	RING SKETCH	SYSI	RW. TEMS GROUP DONDO BEACH, CALIFORNIA
ORIGINATOR	DATE	SIZE CODE IDENT NO.	

SCALE

224

SHEET 1 OF

ENGINEERING SKETCH ONIGINATOR DATE CELLEND SIT SIT SIT SIT SIT SIT SIT SI	N		Ass.	REVISIO	NS		
SIMILAR TO CELLCOB BUT FOR PHASE REVESSAL ON DUTPUT AND BUSING ENGINEERING SKETCH ORIGINATOR DATE CELLRND SIZE COOK IDENT NO. SIZE COOK IDENT NO	SK .	LTR	DE			DATE	APPROVED
ENGINEERING SKETCH ORIGINATOR DATE CELLCOB BUT FOR PHASE REVERSAL ON OUTPUT AND BUSING TRUE SYSTEMS GROUP ONE SPACE PARK - REDONDO BEACH, CALIFORNIA SIZE CODE IDENT NO. 11982 SK Figure 51	Sept. 7 - 3 - 5 -	LIR	5)	ENDT 511		3:	z mw.
SIZE CODE IDENT NO. A 11982 SK Figure 51	ENGINEERING SKETCH		TCH ON	E SPACE PARK	TRI SYSTEMS OND REDOND	WP	ALIFORNIA
A 11982 SK Figure 51				6PA			
MJO 2349-71 SCALE 225 SHEET 1 OF	MJO	127 6	A	11982	SK		•

SYSTEMS 523 REV. 12-71

REVISIONS SK LTR DATE APPROVED DESCRIPTION 42.7 MW 44 Deuters CIEUR CELLRIB PIBE RTBT' / RTBF' ARE CASCADED CIRCUITS SAME AS CELLCAD EXCEPT SUTPUT CLAMPED TO ENGINEERING SKETCH SYSTEMS GROUP ONE SPACE PARK - REDONDO BEACH, CALIFORNIA ORIGINATOR CELLRIB MB SMU CODE IDENT NO. SIZE SK Figure 52 11982


SCALE


226


SHEET 1 OF

8797 gms 825 REV. 1871

OLM







REVISIONS SK LTR DESCRIPTION DATE APPROVED 36 Davices CICIKBE CELLSCA SIMILAR TO CELLCOB BUT FOR PHOSE REVERSAL ON OUTPUT AND BUSING ENGINEERING SKETCH SYSTEMS GROUP

ONE SPACE PARK . REDONDO BEACH, CALIFORNIA ORIGINATOR CELLSCA SPAU CODE IDENT NO. SIZE SK Figure 56 11982

SCALE

230

SHEET 1 OF

SYSTEMS NO REV. 1271

MJO

SK	100000000000000000000000000000000000000	REVISIONS						
3N	LTR	DESCRIPTION	DATE	APPROVED				
3.								
April 1995		LL SCC SUM OVERTOR ACL T SEE OVERFLOW						
Aug .	<i>0079</i> 0T	: SUM=(5+0)						
45		344						
E								
AND A SA AND A WAY								
Sentence of Control of the Con-	NG SKETCH	ONE SPACE PARK - RE	RW FMS GROUP DONDO BEACH, C	ALIFORNIA				
ORIGINATOR	DATE	CELLER						


MJO


2349/7/


SIZE CODE IDENT NO. 11982 SK Figure 57


SCALE 231 SHEET 1 OF


SYSTEMS 523 REV. 12-71











SK **REVISIONS** LTR DESCRIPTION DATE APPROVED 29.7 mw. 22 Devices CELLTCL SAME AS CELLOCK TRW ENGINEERING SKETCH ONE BPACE PARK . REDONDO BEACH, CALIFORNIA ORIGINATOR CELLTEL SPAU SIZE CODE IDENT NO. SK

11982

237

SCALE


MJO


2349-71

Figure 63

SHEET 1 OF

1757 EMS W3 HEV. 1471





REVISIONS SK LTR DESCRIPTION DATE APPROVED 32 mw. 36 Davies CELLTXL SAME AS CELL EDB EXCEPT FOR BUSING ENGINEERING SKETCH SYSTEMS CROUP

ONE SPACE PARK - REDONDO BEACH, CALIFORNIA ORIGINATOR DATE CELLTXL BARU CODE IDENT NO. SIZE SK 11982 Figure 66


SCALE

240

SHEET 1 OF

MJO

2349-71



REVISIONS SK LTR DESCRIPTION DATE APPROVED 24.6 mw. 14 Davices CELLUA TXLF KMUF. SIMILAR TO CELLU BUT FOR BUSING TRW **ENGINEERING SKETCH** SYSTEMS SHOW ONE SPACE PARK - REDONDO BEACH, CALIFORNIA ORIGINATOR DATE CELLUA SPAU CODE IDENT NO. SIZE SK Figure 68 11982

SCALE


242

SHEET 1 OF


SYSTEMS MI REV. LAT

MJO

2349-71



SK	SNOISVER	REVISIONS		119
3N 1992 31A3	LTR	DESCRIPTION	DATE	APPROVED





TWO DETECTOR CIRCUITS

USED AS PER OVERFLOW

CONTROL CLT.

ENGINEERING SKETCH		NE SPACE F	ARK	TRI	
ORIGINATOR DATE		CE		oc	
- 110 189	SIZE	1198		SK	Figure 70
AJO 2349-71	SCALE	244			SHEET 1 OF





CL.		REVISIONS	3%
Kanaa arad	LTR	DESCRIPTION	DATE APPROVED
	2 T	SER'SUS' CILLIER	32 mw. 36 Cavices
R7	SIMILAR TO BUT FOR F REVERSAL O AND BUS	CELLCOB PHASE	
ENGIN	EERING SKETCH	SYSTEM	RW. ss enoup DNDD BEACH, CALIFORNIA
SAB.	DATE	CELL &	
400 400	#6] [8Q]	A 11982 S	K Figure 73

SCALE

247

SHEET 1 OF


SYSTEMS 823 REV. 1271

MJO


2349-71


CK			R	EVISIO	NS		
58 pm (2.32 mily)	E TNI	DE	RESCRIPTIO		15	VP	APPROVED 46 puns (). Principal
ENGINEER ORIGINATOR	ING SKETCH	- 189	STO. 7	RANSI MODEL MODEL	STORS TNI TPI	M. O BEACH, CA	

SYSTEMS 523 REV. 12-71



SK	ZMOIBIVIB -	REVISIONS		446
3K	LTR	DESCRIPTION	DATE	APPROVED
		r	-	
	B	(D Rem)		
		Cerrex		
		(HALT TODOR)		
		CELLAX	_	
		F=====	-	
		(FULL ADDRE)		
		CELLON		
		(mil Times)	-	
		(EM POORE)	_	
		CELLX		
		(R RED)		
		(O-8 MUK)		
		CRLLP		
		(P Ese)		
		(FULL ADDER)		
		CELLX		
		CELLSMET		
		(S REO)	_	
		CELLO (ATTENDED)		
	, , , , , , , , , , , , , , , , , , ,			
ENGINEE	RING SKETCH	SYSTEMS	BAOUP	
ORIGINATOR	DATE	ONE SPACE PARK - REDO	CONTRACTOR OF THE PARTY OF THE	
AIB	AND THE THE PARTY NAMED IN	VERTICAL BIT	SLICE THR	U SPAU .
)		SIZE CODE IDENT NO		
100000000000000000000000000000000000000	38.8	A 11982 SK	FIGURE	76
MJO		SCALE 250	SHEET 1	







MULTIPLIER-ACCUMULATOR PARALLEL 12-BIT

APPENDIX C


Model: TDC1003J


The TDC1003J is a multifunction arithmetic unit capable of performing 12 x 12 multiplication as well as product accumulation. It has an additional feature of permitting the accumulator contents to be subtracted from the next product instead of being added, if desired. Input registers are provided in addition to the product accumulation register.


The TDC1003J is directly implementable as the central building block for digital filters, particularly FFTs, for complex multipliers, and for recursive and nonrecursive filter elements.

FEATURES

- 12 x 12 Bit Parallel, Two's Complement Multiplication
- Controllable Accumulation Either + or -
- 175 nsec Typical Multiply and Accumulate Time
- · Much Lower Power/Faster Speed than Equivalent MSI Multiplication-Accumulation Systems
- Round Control
- 27-Bit Accumulation Capacity
- Single Chip, Bipolar Technology
- Asynchronous Mode Multiply
- Radiation Hard
- TTL Input and Output
- Three State Outputs
- Single Power Supply, +5 Volts
- Dual In-Line Package or Flat Pack
- 2.5 Watts Power Consumption







CONTROLS

CLKX, XIN REGISTER CLOCK REGISTER CLOCK FOR RND, ACC, AND SUB IS (CLK X + CLK Y) CLKY, YIN REGISTER CLOCK CLK P, OUTPUT REGISTER CLOCK TRIL, LSP THREE STATE CONTROL TRIM, MSP THREE STATE CONTROL

RND, ADDS 2⁻¹² TO PRODUCT (FRACTIONAL 2S COMPLEMENT FIELD)
ACC, ENABLES ACCUMULATOR MODE
SUB, CONTROLS ADDITION/SUBTRACTION OF ACCUMULATOR CONTENTS

absolute maximum ratings over operating temperature range

Supply voltage														-0.5 to 7.0 V
Input voltage														
Output voltage														. 0 to 5.5 V
Operating temperature range .														. 0°C to 70°C
Storage temperature range														
Lead temperature (10 seconds)														300°C
Junction temperature														175°C

recommended operating conditions

the second secon		DC100	13	UNIT
on the way of the state of the state of the state of the state of	MIN	NOM	MAX	
Supply voltage, V _{CC}	4.5	5.0	5.5	V
Clock pulse width (measured at 1.5 V level)	25			ns
Input register setup time, 7 _S (see Figure 1)	5			ns
Input register hold time, T _H (see Figure 1)	16			ns
Operating ambient temperature	0	105	70	2

electrical characteristics over recommended temperature range

BARAMETER	7507	CONDITIONS		TDC10	03	UNIT	
PARAMETER	1681	CONDITIONS	MIN	TYP	MAX		
V _{IH} High-level input voltage			2.0			٧	
V _{IL} Low-level input voltage					0.8	٧	
V _{OH} High-level output voltage	V _{CC} - NOM,	I _{OH} = -0.4 mA	2.4	2.7		٧	
VOL Law-level autput voltage	V _{CC} - MIN,	OL - 4.0 mA		0.3	0.5	٧	
I _{IH} High-level input current	V _{CC} - MAX,	V _{IH} - 2.4		-2	76	MA	
I _{IL} Low-level input current	VCC - MAX,	V _{IL} - 0.4		-5	-75	MA	
I _{IN} Clocks	V _{CC} - MAX,	V _{IH} = 2.4			75	μА	
I _{IL} Clocks	V _{CC} - MAX,	V _{IL} - 0.4			-0.75	mA	
I _{CC} Supply current	V _{CC} - NOM	o ⁰ seuse a sw	1.57 100 700	500	750	mA	

switching characteristics, $V_{CC} = 5.0$, $T_A = 25^{\circ}C$ (see Figure 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Multiply accumulate time, input register clock To output register clock, TMA	See Figure 5	Aman	150	175	ns
Output delay TD	Loed 1, see Figures 3, 6		40	50	ns
Three state output delay Output enable Output disable	Load 2, see Figures 4, 6 Load 2, see Figures 4, 6	All Property	40	50 40	ns ns

At T_{ambient} = 25°C, V_{CC} = NOM. * Clock P is two equivalent clock input loads.




Figure 1. Timing Diagram




Figure 5. Multiply and Accumulate Time Versus Temperature




Figure 2. Input Schematics




Figure 6. Test Loads for Delay Measurements




Figure 3. Output Delay Versus Temperature




Figure 7. Tambient, Air Versus Tcase




Figure 4. Three State Delay Versus Temperature




Figure 8. I_{CC} Versus T_{case}

CONTROLS DESCRIPTION: TDC1003J

ACC, SUB, and RND are loaded into registers by either CLKX or CLKY.

ACC: When the ACC signal is low, the next product clocked into the MSP and LSP accumulating registers has

zero added to it, i.e., it is the first product in a series to be summed. The ACC signal is then brought high. Subsequent products are then accumulated in the product registers. If accumulation is not desired, the ACC

is placed in the low position: the TDC1003J then functions as a standard multiplier.

SUB: When the SUB signal is high, the accumulator contents are subtracted from the next product and the dif-

ference is then stored in the output registers. When low, the accumulator contents are added to the next

product (straight accumulation). The SUB control is enabled by ACC. SUB' = (SUB * ACC).


RND: When RND is high, the quantity 2¹² (for fractional 2s complement field, see FORMAT,page 6) is added to

the next product.

TRIM, TRIL: Non-registered three state buffer controls: 'O' = enable, 'I' = disable.


TYPICAL OPERATING SEQUENCE

SUM OF PRODUCTS



NOTES: 1. SUB = 0 for sequence above.

2. X_n, Y_n are 12-Bit Two's Complement Numbers.



- NOTE 1. When nonaccumulating, all four MSB will indicate the sign of the product. The PR-0 term will also indicate the sign except for the one exceptional case when multiplying -1 -1. Note that, with the additional significant bits available on this multiplier, -1 -1 is a valid operation yielding a +1 product.
- NOTE 2. There is no change in the format whether one is accumulating the sum of products or simply doing single products. However, the three additional most significant bits are provided to allow valid summation beyond that available for a single multiplication product. For further clarification, no difference exists between this organization and one which would have the product accumulation off-chip in a separate 27-bit wide adder. Taking the sign at the most significant bit position guarantees that the largest number field will be used. In operation the sign will be extended into the lesser significant bit positions when the accumulated sum only occupies a right-hand portion of the accumulator. As an example, when the sum only occupies the least three bit positions then the sign will be extended through the 24 most significant positions.

The latter factor allows one to detect imminent overflow/underflow should this be desired. Using an off-chip exclusive-OR gate connected to the sign and the next most significant bit will flag imminent overflow/underflow. When the two inputs are different, the exclusive-OR gate goes to a logic one state. In this case four more multiply-accumulate cycles would be allowable without overflow/underflow, but a fifth could possibly cause overflow/underflow depending upon the magnitude of the sum steps.

NOTE 3. Format is shown using a 2s complement fractional notation. In this notation the location of the binary point signifying separation of the integer and fractional fields is just after the sign, between the sign and the next most significant bit for the multiplier inputs. This scheme is carried over to the output format, except that an extended significance to the integer field is provided (to extend the utility of the accumulator). Consistent with the input notation the output binary point is located between the PR-0 and PR-1 bit positions (for the nonaccumulate mode). For the accumulate mode the binary point position is the same between the S+0 and S-1 bit positions.

It is arbitrary where the binary point is considered located as long as one is consistent with both input and output formats. One can consider the number field entirely integer, i.e., with the binary point just to the right of the least significant bit for input, product, and accumulated sum.

TYPICAL APPLICATIONS OF TDC1003J

DIGITAL FILTER FOR NUMERICAL INTEGRATION OF SAMPLED DATA

Based on the area under a parabolic arc, Simpson's rule is an accepted method for numerical integration of a sampled data sequence.

Let a function y(t) be sampled at n+1 points, such that y_0, y_1, \ldots, y_n are equally spaced at an incremental interval T. Assume that n is even. Then according to Simpson's rule (see almost any calculus textbook), the area A_S under the curve y(t), given by

$$A_{S} = \int_{t_{0}}^{t_{1} + nT} y(t)dt, \qquad (1)$$

may be approximated by

$$A_{S} = \frac{1}{3} (y_{0} + 4y_{1} + 2y_{2} + 4y_{3} + 2y_{4} + \dots + 4y_{n-1} + y_{n}).$$
 (2)

This is generally more accurate than the so-called trapezoidal rule

$$A_{T} = \frac{1}{2} (y_0 + 2y_1 + 2y_2 + \dots + 2y_{n-1} + y_n), \tag{3}$$

which approximates the function y(t) by straight-line segments and therefore fails to take account of curvature.

An accumulation of the terms in Equation (2), therefore, implements Simpson's rule explicitly, where it is necessary only to input the sequence of sampled points and the appropriate sequence of weighing coefficients. After any step m, where m < n, the contents of the accumulator are \widetilde{A}_m , which is an approximation to the running integral up to that point. When m=n and the accumulation is terminated with the proper weighting coefficient (see Note), the evaluation is complete and $\widetilde{A}_n = A_S$.

BLOCK DIAGRAM (Uses one TDC 1003J)

$$\begin{array}{c} Y_0, Y_1, Y_2, \dots, Y_n \\ \hline \\ \overline{1}, \underline{41}, \underline{21}, \dots, \underline{1}_{3} \end{array}$$


	C	peration Sequ	ence		Contents of Output	Cumulative Time at Completion
Step	Load	ACC	SUB	RND	Registers At End of Operation	of Operation (ns)
1	y₀. 1 3	0	0	0	y ₀ • T/3 = Ã ₁	200
2	y ₁ , 4T/3	1	0	0	$\widetilde{A}_1 + y_1 \cdot \frac{4T}{3} = \widetilde{A}_2$	400
3	y ₂ , 2T	•	0	0	$\widetilde{A}_2 + y_2 \cdot \frac{2T}{3} = \widetilde{A}_3$	600
4	V3. 4T	1	0	0	$\widetilde{A}_3 + y_3 \cdot \frac{4T}{3} = \widetilde{A}_4$	800

NOTE: To avoid termination error, based on Simpson's rule outlined above, the integration should terminate on an odd number of samples (n even) with a weight of T/3, as shown. If it is necessary to terminate on an even number of samples (n odd), then it is a good approximation to keep the sequence up to that point and terminate with a weight of 2T/3.

Using one TDC1003J in time sequenced operation.

	Operation Sequence				Contents of Output Registers	Cumulative Time At Completion of Operation
Step				RND	at Completion of Operation	(ns)
1	X _t , h ₀	0	0	0	X _t * h ₀	200
2	X _{t-1} , h ₁	1	0	0	X _t * h ₀ + X _{t-1} * h ₁	400
3	X _{t-2} , h ₂	1	0	0	X _t * h ₀ + X _{t-1} * h ₁ + X _{t-2} * h ₂	600
4	X _{t-3} , h ₃	1	0	. 0	$X_t * h_0 + X_{t-1} * h_1 + X_{t-2} * h_2 + X_{t-3} * h_3 = X_{OUT_t}$	800 cycle complete
5	X++1. h0	0	0	0	X _{t+1} * h ₀	1000
6	Xt. h1	1	0	0	X _{t+1} * h ₀ + X _t * h ₁	1200
7	X _{t-1} , h ₂	1	0	0	X _{t+1} * h ₀ + X _t * h ₁ + X _{t-1} * h ₂	1400
8	X _{t-2} , h ₃	1	0	0	$X_{t+1} * h_0 + X_t * h_1 + X_{t-1} * h_2 + X_{t-2} * h_3 = X_{OUT_{t+1}}$	1600 cycle complete


PIPELINED NONRECURSIVE FILTER USING FOUR TDC1003J, 5 MHz




In this method, four TDC1003J parts are used in a parallel-out kind of connection. An external four-stage circulating shift register holds the weighting functions, h. A tag bit is also circulated in the h shift registers which operates the 3-state control, thereby busing the accumulator contents to the output in sequence. Input register clocking, output register clocking and h shift register are all operated directly from the 5 MHz system clock. The control ACC is also operated from the tag bit as well as the 3-state control. As can be traced from the block diagram, each TDC1003J accumulates four products and then is gated to the output bus. On the next clock period the adjacent TDC1003J is outputted, etc. By these means, steady outputs at the 5 MHz rate are sustained. The latency period is four clock periods or 800 ns. The internal operation sequence for any one TDC1003J is the same as shown in the previous implementation.

RECURSIVE DIGITAL FILTER IMPLEMENTED WITH TDC1003

The usual block diagram for the simplest recursive digital filter is shown below.



This can be implemented with a single TDC1003 J part as shown below.




SINGLE TDC1003 J PART IMPLEMENTATION OF SINGLE POLE FILTER

In this case, two-step operation is used where the operand into the multiplier is alternated between 1 and h and the output is read out on alternate clock cycles. Operation is shown below, assuming initial output accumulator contents of value v.

Operation Sequence							Cumulative Time
Step	Load					Contents of Output Registers at Completion of Operation	of Completion of Operation
	Initial state to				Emalo Co 16	X _{OUT} _{t0} = v	0
1	X _{OUT_{to}} , h X _{t+1} , 1	1	0	0	0	he	200
2	X _{t+1} , 1	1	0	0	ikamana).	X _{OUT_{t+1}} = X _{t+1} + hv (read out to destination)	400 Cycle complete
3	XOUT _{t+1} , h	1	0	0	0	h(X _{t+1} + hv)	600
4	X _{OUT_{t+1}, h X_{t+2}, 1}	1	0	0	il Ilganos el	X _{OUT_{t+2}} = X _{t+2} + h(X _{t+1} + hv (read out to destination)	800 Cycle complete

For a two or more pole filter we have the following diagram:



$$\mathsf{X}_{\mathsf{OUT}_{\mathsf{t}+3}} = \mathsf{X}_{\mathsf{t}+3} + \mathsf{h}_1 \; [\mathsf{X}_{\mathsf{t}+2} + \mathsf{h}_1 \; (\mathsf{X}_{\mathsf{t}+1} + \mathsf{h}_1 v) + \mathsf{h}_2 v] + \mathsf{h}_2 \; (\mathsf{X}_{\mathsf{t}+1} + \mathsf{h}_1 v)$$


$$X_{OUT_{t+4}} = X_{t+4} + h_1 X_{t+3} + h_1 [X_{t+2} + h_1 (X_{t+1} + h_1 v) + h_2 v] + h_2 (X_{t+1} + h_1 v) + h_2 [X_{t+2} + h_1 (X_{t+1} + h_1 v) + h_2 v]$$
In general

$$X_{OUT_t} = X_t + h_1 (X_{OUT_{t-1}}) + h_2 (X_{OUT_{t-2}}) + ... + h_n (X_{OUT_{t-n}})$$

$$X_{OUT_t} = X_t + \sum_{i=1}^{n} h_i (X_{OUT_{t-i}})$$

Using the methods shown for the other example, the two pole filter can be stepped at 600 ns intervals using one TDC1003.

COMPLEX MULTIPLICATION




Using one TDC1003J in time sequenced operation.

Operation Sequence				Contents of Output Registers	Cumulative Time		
Step	Load	ACC	SUB	RND	at Completion of Operation	at Completion of Operation (ns)	
1	Y1. Y2	0	0	0	Y1 * Y2	200	
2	x ₁ , x ₂	1	1	0	X ₁ * X ₂ - Y ₁ * Y ₂ = X (transfer to destination)	400	
3	X1. Y2	0	0	0	X1 * Y2	600	
4	X ₁ , Y ₂ X ₂ , Y ₁	1	0	0	X_1 * Y_2 X_1 * Y_2 + X_2 * Y_1 = Y_1 (transfer to destination)	800	

Using two TDC1003s, it is obvious that the above complex multiplication can be performed in 400 nsec.

FFT DECIMATION-IN-TIME KERNEL SEQUENCE



Principal Equations:

 $F_K = \sum_{n=0}^{N-1} f_n w^{nK}, K = 0, 1, 2, ... N-1,$ $W \equiv e^{-j2\pi/N}$

 $W^{K} \equiv e^{-j2\pi K/N} = e^{-j\theta} = \cos\theta - j \sin\theta$

Implementation Solution:

$$X_1' = X_1 + X_2 \cos \theta + Y_2 \sin \theta = X_1 + Z_1$$

 $Y_1' = Y_1 - X_2 \sin \theta + Y_2 \cos \theta = Y_1 + Z_2$
 $X_2' = X_1 - X_2 \cos \theta - Y_2 \sin \theta = X_1 - Z_1$
 $Y_2' = Y_1 + X_2 \sin \theta - Y_2 \cos \theta = Y_1 - Z_2$

FFT points represented by

$$x_1 + j Y_1, x_2 + j Y_2$$

Transformed Vectors X'₁, X'₂, Y'₁, Y'₂

 $\theta \equiv 2\pi K/N$

 $Z_1 \equiv X_2 \cos\theta + Y_2 \sin\theta$

 $Z_2 \equiv -X_2 \sin\theta + Y_2 \cos\theta$

FFT DECIMATION-IN-TIME KERNEL SEQUENCE (CONTINUED)

Using one TDC1033J in time sequence operation.

	Operation Seq	uence		Contents of Output Registers at Completion	Cumulative Time at Completion of Operation (ns)		
Step	Load/Hold (L/H)	ACC	SUB	RND	of Operation (Note 1)	(Note 3)	
1	L X ₂ , cos θ	0	0	0	X ₂ cos θ	200	
2	L Y ₂ , $\sin \theta$	1	0	0	$X_2 \cos \theta + Y_2 \sin \theta = Z_1$	400	
3	L X ₁ , 1(Note 4)	1	0	0	X ₁ + Z ₁ = X ₁ ' (transfer to destination)	600	
4	H X ₁ , 1(Note 2)	1	1	0	-z ₁	800	
5	H X ₁ , 1	1	0	0	X ₁ -Z ₁ = X ₂ ' (transfer to destination)	1000	
6	L X_2 , $\sin \theta$	0	0	0	$X_2 \sin \theta$	1200	
7	L Y ₂ , cos θ	1	1	0	$-X_2 \sin \theta + Y_2 \cos \theta = Z_2$	1400	
8	L Y ₁ , 1	1	0	0	Y ₁ + Z ₂ = Y ₁ ' (transfer to destination)	1600	
9	H Y ₁ , 1	1	1	0	-Z ₂	1800	
10	H Y ₁ , 1	1	0	0	Y ₁ - Z ₂ = Y ₂ ' (transfer to destination)	2000	

- Note 1. The outputs are stable within τ_D time after clocking the output registers, typically 30 ns. Outputs are held stable until the next step in the sequence is clocked at the end of the step. Consequently output contents are available to bus to the destination for τ_m τ_D period, approximately 170 ns for τ_m = 200 ns.
- Note 2. At steps 4 and 9, if the constant loaded is +2 instead of +1, the above sequence can be shortened by two steps or to 1600 ns. Some loss in accuracy may result using this shortened sequence since the number field would have to include +2 and a quantity such as cos θ could only be represented with one less significant binary bit.
- Note 3. Using two TDC1003J parts instead of one will allow the kernel operation in one-half the time given above.
- Note 4. The absence of a true +1 in the fractional 2s complement number field causes a small error to be introduced. An alternative is to arrange the algorithm so that -1 is used as the operator since this is a valid 2s complement number having unity absolute value. Another alternative which avoids the error is to use a one bit integer field with sinθ and cosθ scaled accordingly.

TRW RESERVES THE RIGHT TO CHANGE PRODUCTS AND SPECIFICATIONS WITHOUT NOTICE. THIS INFORMATION DOES NOT CONVEY ANY LICENSE UNDER PATENT RIGHTS OF TRW INC. OR OTHERS.

APPENDIX D

SPAU 2 CIRCUIT CELLS

The circuit cell layout for SPAU 2 is shown in Figure 3.4.5 of the main report text. Most of the central core of cells used for the multiplier are the same as used for SPAU 1 and displayed in Appendix B. In this appendix only the unique cells are shown.

Figure 1 shows the circuit schematics used for the Input Cells, INXD, INYD, RND, ACC, and SUB. The major change over the SPAU 1 input cells was to place a buffer amplifier on the input. This placed a fixed delay into the input to compensate for the clock buffer delay and thereby create a near zero setup time for the input registers.

Figure 2 shows new clock buffers and intermediate power drivers. These have much improved speed over the former used in SPAU 1. The power OR driver is unique. The output is push-pull and drives a control line 3/4 around the chip in 5 ns.


Figure 3 shows the circuit cell for LSB logic 1 injection for 2's complement arithmetic. This is standard TTL which interface with the gate.


Figure 4 shows the output cell schematics. These are modified for an improved mirror circuit making the logic translation from CML to TTL.


Figure 5 shows the output register along with the accumulation controls and feed-back to the adder. This operates totally using CML. The adder feed-back couples to EFL circuits directly.


The layout of these cells producing the SPAU 2 drawing was accomplished using Applicon software and computer. The method is basically custom design; however, a standardized cell size was used. The cell size accommodates the largest cell. In some places space utilization could be much improved; however, the high yield 3D process places no particular need to reduce chip size. Approximate space utilization can be seen from the chip photograph in the text,


Figure 3.4.6.












THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDQ



APPENDIX E

SPECIFICATION FOR SIGNAL PROCESSING DELAY LINE

INTRODUCTION

The signal processing delay line, SPDL, 3D current mode logic (CML) LSI is TTL compatible at inputs and outputs. The SPDL functionally provides the capability for parallel iterative FFT processor address sequencing in a pipelined mode. Each SPDL is composed of two shift register sections, shown in Figure 1. The upper section is used for upper address sequencing and the lower section is used for lower address sequencing relative to the FFT butterfly algorithm. The addresses of data points are input as time multiplexed upper and lower addresses at the A input and bit reversed time multiplexed upper and lower addresses at the B input. The upper and lower addresses are steered to their respective shift register sections.by appropriately clocking the corresponding shift register. The upper point addresses are clocked by ACLF into the upper shift register, designated by subscript u in Figure 1; and the lower point addresses are clocked by BCLF into the lower shift register designated by subscript L in Figure 1. The upper output multiplexer selects addresses n-4 and n-2, where n is the address being generated and stored into SPDL from SPAC. The lower output multiplexer selects addresses n-4 and n.

1.0 FUNCTIONAL

The SPDL is composed of two shift register sections each containing two multiplexers and a five-bit shift register. The inputs are time multiplexed on A, B, or selected independently using the INSEL control from A or B. The tristate A and B outputs may be tied together for a common address destination by using complementary OUTAEN and OUTBEN signals or used independently.

The output multiplexer in each section provides selection from a tap or output from the end of the shift register.


1.1 The Input Multiplexer

Input addresses are shifted from TTL up to CML levels at the A and B inputs. Each input drives two-bit slices of the SPDL. The input requirement is listed in Table 1. The input multiplexer TTL control line INSEL drives twelve-bit slices. The input requirement is listed in Table 1.


TABLE 1. INPUT CHARACTERISTICS

SIGNAL	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
INA or INB	Low Level Input Voltage	VILD	esume a est est	0.4	0.8	Volts
at n	High Level Input Voltage	VIHD	2.0	3.4	19000 o	Volts
~193100 hax	Low Level Input Current V _{ILD} = .3 volts	I _{ILD}	i ngà ba esenblis	500	700	mA
1 - 915 - F Talifon	High Level Input Current V _{IHD} = 3.4 volts	IIHD	s kacean syldopada	50	70	щ
ti e ii elgen	Setup Time Data Stable to Clock	T _{SUD}	20	engy di epiga se	iles mos Suesmi In Elles	ns
INSEL	Low Level Input Voltage	VILC		0.4	0.8	Volts
	High Level Input Voltage	VIHC	2.0	3.4		
ones gon	Low Level Input Current V _{ILD} = .3 volts	IILC	berdgis	-7.0	-9.0	mA
sat aolden)	High Level Input Current ▼IHD = 334V	IIHC	dentar r	70	90	шА
10 001	Setup Time Control Stable to clock	Tsuc	30	nedolaki n dugin		ns

SIGNAL	LOGIC	FUNCTION	
INA or	0	False Address	
INB	1	True Address	
INSEL	0	Select A Input (INA)	
	1	Select B Input	



SYSTEMS 823 REV. 12-71



1.2 The Shift Registers

There are twelve five-bit CML shift registers in the SPDL, one shift register per bit slice. Each slice has its own dedicated clock driver driving its shift register. The input specification for the clock load, driving six clock drivers is listed in Table 2. The shift register advances on the negative going edge clock at the input of the SPDL. Each shift register section is clocked by an independent input clock. The characteristics of the CML registers used in the shift register is given in Table 2.

1.3 The Output Multiplexers

Each of the two CML shift register sections is tapped differently to provide access at different delays. These taps are selected using the output multiplexers in each section. The tap selections are listed in Table 3 along with the multiplexer to output characteristics.

1.4 Output Tristate Drivers

The output drivers are enabled to a tristate bus by applying a low input at the OUTEN lines. A high input selects the outputs at a section off. The characteristics of the output drivers are listed in Table 4.

2.0 CHARACTERISTIC OPERATING RATINGS

The SPDL operates over the margins listed in Table 5.

TABLE 2. SHIFT REGISTER CHARACTERISTICS

SIGNAL	PARAMETER	MNEMONIC	MIN	ТҮР	MAX	UNIT
ACLF or BCLF	Low Level Input Voltage	VILP	Inobase 1978s	0.4	0.8	٧
	High Level Input Voltage	VIHP	2.0	3.4	ne Out	V
o Sugar	Low Level Input Current	I _{ILP}	OR, skill breest	-3.5	-4.5	mA
engli	High Level Input Current	I _{IHP}	.8001294 191110 X	40	50	щ
	Propagation Time Clock into Flip-Flop	T _{PDLHP}	Nav mil	15	25	ns
.710	Clock Asymmetry V _{IDP} at 10 MHz	VILSM	6	50	60	*
CML D F/F Q1+Q5	Propagation Time Q output from clock (H or L)	T _{PDQC}	15 0807 E	7	10	ns
	Clock Frequency	f _c		10	16	MHz
	Application Clock Frequency	f _{AC}		4	6	MHz

TABLE 3. OUTPUT MULTIPLEXER CHARACTERISTICS


SIGNAL	STATE	REGISTER TAP
ALEVSEL	0	(n-2)u
	1	(n-4)u
BLEVSEL	0	n _L
	oso i	(n-4)L


SIGNAL	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
ALEVSEL	High Level Input Voltage	VIH	2.0	3.4		Volts
BLEVSEL	Low Level Input Voltage	VIL	10 (x2	.4	.8	Volts
	High Level Input Current	IIH		40	50	
40	Low Level Input Current	IIL	emil s s dugat s	-3.5	-4.5	mA
	Propagation Time select output law	T _{pds}	10.74	15	22	ns

TABLE 4. OUTPUT DRIVER CHARACTERISTICS

SIGNAL	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
OUT(1-6)A or OUT(1-6)B	Output High Voltage	V _{OHD}	2.4	3.5		٧
30.(1. 3/2	Output Low Voltage	V _{OLD}	73573	0.4	0.6	V
	Output High Current VOH= 2.4V	IОНО		-200	-1000	μA
	Output High Current V _{OL} = 0.4V	IOLD	6	a sa		mA
	Propagation Time Multiplexer input to Driver Output (High to low) ON 50 pf 800 Ω	T _{POHL}	ichumi R 2000)	22	30	ns
	Propagation Time Multiplexer input to Driver Output (Low to high) ON 50 pf 800 12	T _{PNLH}	0.04/04 0.04/0.0	30	45	ns
	Propagation Time Driver input select to driver output (OFF to LOW= V _{CC} →V _{OLD} 50 pf 800 Ω	TPONHL	O D	40	60	ns

SIGNAL	LOGIC	FUNCTION
OUTAEN or	0	Select output ON
OUTBEN	1	Select output OFF








TABLE 5. ABSOLUTE MAXIMUM RATINGS

	PARAMETER	MIN	ТҮР	MAX	UNITS
POWER SUPPLY	Vcc	4.5	5.0	5.5	٧
DEVICE OPERATING TEMPERATURE	Temp	-40	60	125	°C
AVERAGE POWER	Power	.48	.75	1.05	watts
AVERAGE POWER SUPPLY CURRENT	¹cc	106	150	190	mA

APPENDIX F

SPECIFICATION FOR FFT ADDRESS CONTROL CHIP

INTRODUCTION

The signal processing address control (SPAC) 3D CML-EFL chip is TTL input and output compatible. The SPAC generates, on start preset, three address sequences for time domain parallel iterative FFT kernel processors. These address sequences are the upper butterfly address sequence, the lower butterfly address sequence, and the coefficient address sequence. The SPAC or SPAC's are dynamically programmable to accept a converted $\log_2 N$ code for FFT's of N points. SPAC's may be cascaded to accommodate extensions, E, of $2^5 {\text{(E+1)}}$ points per SPAC. That is, one SPAC will accommodate 32 points and E=0, two SPAC's will accommodate 1024 points and E=1 extension, and three SPAC's will accommodate up to 32,768 points. The SPAC LSI set also generates a last level signal used to orderly terminate each FFT kernel process.


The coefficient addresses are always generated left justified with the first thetas (θ) equal to 0 or π independent of the number of points (N) programmed. The progressive increased θ resolution with increasing level number is accomplished using carry injection to succeedingly lower significant coefficient counter stages by means of a propagating ones shift register.


The upper and lower butterfly addresses are always generated right justified selecting incremental points across a spread dependent on the level number. The resultant upper and lower butterfly addresses are time multiplexed and transmitted to both real and imaginary FFT memories directly for sequential FFT operation or indirectly through SPDL sequencer and then to memory for FFT pipelined operation. The SPAC has detectors for end of spread and level. It uses combinatorial logic in conjunction with a propagating ones shift register to flag the proper level-spread operation.

The block diagram of the SPAC is presented in Figure 1 and this is interpreted in 3D logic in the logic schematic, Figure 2.

1.0 FUNCTIONAL

The SPAC receives a converted $\log_2 N$ program code, a start preset, a free running clock, an output select line, and carries-in linking other cascaded SPAC's. The SPAC transmits five bits of coefficient address (left justified to the MSB), five bits of time multiplexed upper and lower address bits, and carries-out linking other cascaded SPAC's.








Figure 2
SPAC LOGIC DIAGRAM



1.1 PROG 1, 2, 3 Inputs

The converted $\log_2 N$ code defined in Figure 3 is input into the SPAC and decoded to select an $\frac{N}{2}$ address sequence for both the upper and lower butterfly address counters, and $\log_2 N$ levels of execution. The characteristics of the $\log_2 N$ or PROG 1, 2, and 3 inputs are listed in Table 1.

1.2 Clock Input

The clocking of registers is performed using internally and extermally generated controls which enable the free running input clock to count load, or shift registers. The clock distribution is shown in the bogic diagram, Figure 2. The input characteristics of the clock are listed in Table 2 and Figure 4.

1.3 Output Select

The output select provides the means of time multiplexing the upper and lower butterfly addresses on one set of five lines. The characteristics of the output select are listed in Table 3 and Figure 5.

1.4 SPAC Carries

Each of the five registers/counters in one given SPAC may be cascaded into adjoining SPAC's, using the carry input and output lines provided. The rate of address sequence generation is dependent upon the rippling of carries from the initial counter stage, through intervening \$PAC's, to the last SPAC and the input to the counter. In general, there is a pair delay added into the carry cascade for each additional SPAC in the cascade. The characteristics of each carry is listed in Table 4. In general, all carry outputs use TTL totem pole drivers capable of sinking the equivalent of tow power Schottky TTL (LS-TTL).

1.5 Coefficient Address Outputs

The coefficient address outputs are derived from the coefficient address counter and output using TTL totem pole drivers, capable of sinking the equivalent of low power Schottky TTL, (LS-TTL). The characteristics of these outputs are listed in Table 5.

1.6 Upper and Lower Butterfly Address Outputs

The upper and lower FFT butterfly addresses are time multiplexed on the SPAC address lines using trestate drivers which are capable of sinking the equivalent of lowepower Schottky TTL (LS-TTL). The characteristics of the tristate driver are listed in Table 6.

TABLE 1. PROGRAMMING INPUT CHARACTERISTICS


SIGNAL	PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
PROG 1,2,3	Input High Voltage	VIHP	2.0	3.4	1100	V 573
i ki	Input Low Voltage	VILP	eng ji s en ten fo	0.4	0.8	٧
	Input High Current	TIHP	distrib	50	100	щ
	Input Low Current (V _{ILP} = .4V)	IILP		- 9	-1.2	mA
Sint to	Propagation Time to Preset	T _{PDP}		20	30	ns

SIGNAL	LOGIC	FUNCTION
PROG 1	undan bar o tropi	Decoded Log ₂ N bit 2 ² false
ings og 1850) Sammers sam	D patriorisme.	Decoded log ₂ N bit 2 ² true
PROG 2	0	Decoded log ₂ N bit 2 ¹ false
	Mac Halifana	Decoded log ₂ N bit 2 ¹ true
PROG 3	0	Decoded log ₂ N bit 2 ⁰ false
	1	Decoded log ₂ N bit 20 true

REVISIONS SK LTR DESCRIPTION DATE APPROVED THE PROGRAM CODE ENTERS THE FFT POINT SIZE (N) AS N/2 IN THE FOLLOWING FORMAT. ALL BITS IN THE 5-BIT SLICE ARE ZERO, INCLUDING THE MOST SIGNIFICANT BIT OF THE 0 LOWER ORDER SLICE. THE MSB OF THE NEXT LOWER ORDER SLICE IS A ONE. 1ST BIT OF THE 5-BIT SLICE 2ND BIT OF THE 5-BIT SLICE 3RD BIT OF THE 5-BIT SLICE 4TH BIT OF THE 5-BIT SLICE 5TH BIT OF THE 5-BIT SLICE 10 9 7 5 10 BIT WORD SIGNIFYING N 8 6 3 2 1 LSI 1 5 3 2 4 0 1 5 3 2 BREAKING THE WORR UP LSI 2 INTO 2 6-BIT OVERLAPPING 9 8 7 6 5 LSB FIELDS ZERO 5 3 2 1 BIT POSITION BIT POSITION ON IN OCTAL ON IN OCTAL P3 P2 PI **P3** P2 PI THESE 2 FIELDS ARE RECODED IN THE LSI INTO 6-BIT FIELDS. EXAMPLE: IF $\frac{N}{2} = 2^9 = 10000/00000$ 000000 1024 PT FFT THE PROGRAM CODE BECOMES: 100000 N/2 = 512 = 2968. 08 for 2 LSI's **ENGINEERING SKETCH** ONE SPACE PARK REDONDO BEACH, CALIFORNIA ORIGINATOR DATE LSI ADDRESS CONTROL PROGRAMMING CODE Alfred S. Hamori SIZE CODE IDENT NO. SK Figure 3 WO. SHEET 1 OF SCALE

287

SYSTEMS \$23 REV. 127






TABLE 2. INPUT CLOCK CHARACTERISTICS

_	SIGNAL	PARAMETER	MNEMONIC	MIN	ТҮР	MAX	UNIT
	CLOCK F	Input High Voltage	AIHC ,	2.0	3.4		٧
		Input Low Voltage	VILC		0.4	0.8	٧
		Input High Current	IHC		.2	.4	mA
		Input Low Current	IILC		-3.0	-3.8	mA
		Clock Assymmetry	Ac		50	60	%
		Clock Frequency (Three cascaded SPAC's)	fc	\	5	< 5	MHz
		Propagation Time Input to Register	T _{PDC}	183	25	40	ns

SIGNAL	LOGIC	EDGE	FUNCTION
CLOCK F	0	Falling	Clock Upper and Lower, Coefficient Counters
	1	Rising	Clock Level Shift REgister, Coefficient Shift Register

TABLE 3. OUTPUT SELECT CHARACTERISTICS

PARAMETER	MNEMONIC	MIN	TYP	MAX	UNIT
Input High Voltage	VIHS	2.0	3.4	m! , 100	V
Input Low Voltage	VILS	Jana	0.4	0.8	V
Input High Current	1 IHS	200514	0.3	0.5	mA
Input Low Current	IILS	, nati	-3.0	-4.5	mA
Propagation Time, (Lower Counter to Output) (50 pf 1K load)	T _{PDLCS}	4 etc) 1	25	40	nsec
Propagation Time, (Upper Counter to Output)	T _{PDUCS}	Ageriov	35	50	nsec
	Input High Voltage Input Low Voltage Input High Current Input Low Current Propagation Time, (Lower Counter to Output) (50 pf 1K load) Propagation Time, (Upper Counter to	Input High Voltage Input Low Voltage Input Low Voltage VILS Input High Current I IHS Input Low Current I ILS Propagation Time, (Lower Counter to Output) (50 pf 1K load) Propagation Time, (Upper Counter to Output)	Input High Voltage Input Low Voltage Input Low Voltage Input High Current Input Low C	Input High Voltage VIHS Input Low Voltage VILS Input High Current I IHS Input Low Current I ILS Propagation Time, (Lower Counter to Output) (50 pf 1K load) Propagation Time, (Upper Counter to Output) Output) Output) TPDUCS 3.4 0.4 0.3 7-3.0 7-3.0 7-3.0 7-4-4 7-5-4 7-5-6 7-5-6 7-5-6 7-7-7 7-7	Input High Voltage VILS Input Low Voltage VILS Input High Current IIHS O.3 O.5 Input Low Current IILS Propagation Time, (Lower Counter to Output) (50 pf 1K load) Toucs Toucs

SIGNAL	LOGIC	FUNCTION
ADRSELMCT6	0	Select Lower Address Counter to Output Address
	els/	Select Upper Address Counter to Output Address

TABLE 4. CARRY CHARACTERISTICS

SIGNA	L	PARAMETER	MNEMONIC	MIN	ТҮР	MAX	UNIT
CICOEF,	FUTUE	Input High Voltage	VIHR	2.0	3.4	No.	V
SHINT, L CSPRINF, CILOF, CI	CIADDF,	Input Low Voltage	VILR		0.4	0.8	V
SPREADF, CSHINT LEVELF		Input High Current	VIHR		50*	100*	uА
		Input Low Current	IILR	3	5*	75*	mA
		Propagation Time, Input Inverter	TPDRHL		7	10	ns
		Propagation Time, Input Inverter	T _{PDRLH}		15	20	ns
CSHOUT, C		Output High Voltage	V _{OHR}	2.4	3.5	5043033 330003	٧
CSPROF COADDF		Output Low Voltage	V _{OLR}		0.4	0.6	V
COLOF		Output High Current V _{OHR} = 2.4V	IOHR	-1	14015		mA
		Output Low Current	I _{OLR}	4*	AURSEL		mA
		Propagation Time, Output Driver 20 pf 4K	T _{PDRO}	7	15	20	nsec

*COLOF, CLEVOE, & CSPROF require I_{OLR} 6 mA

		JER_
SIGNAL	LOGIC	FUNCTION
CSHINT	1 .	Identity of Most Significant SPAC for $\theta = \pi$ Coefficient Address
CSHINT	CSHOUT	Carry In from Carry Out of Coefficient Shift Register
CICOEF	COCOEF	Carry Into Coefficient Address Counter from Carry Out of lower order SPAC Coefficient Address Counter

*SPREADF & LEVEL F INPUT LOADS ARE DOUBLED 292

TABLE 4 (cont'd)

SIGNAL	LOGIC	FUNCTION
SHINT	SHOUF	Carry Into Level Shift Register from Carry Out of higher order SPAC level shift register.
CLEVINF	CLEVOF	Carry Into Level Bus from Carry Out of lower order SPAC level detector.
CSPRINF	CSPROTF	Carry Into Spread Bus from Carry Out of lower order SPAC Spread Detector.
LEVELF	CLEVO F	All SPAC's receive as inputs the most significant SPAC level output.
SPREADF	CSPROF	All SPAC's receive as inputs the most significant SPAC spread output.
CIADDF	COADDF	Carry Into Lower Counter Adder from lower order SPAC lower counter adder.
CILOF	COLOF	Carry Into Lower Address Counter from lower order SPAC Lower Address Counter.
CIUPF	COUPF	Carry Into Upper Address Counter from lower order SPAC Upper Address Counter.
SHOUT	arguz ¹ io j	Coefficient shift register out from higher order SPAC.
COCOEF	0	Cumulative propagating carry from lower order coefficient.
CLEVOTF	0	Cumulative propagating carry from level detection cascade in lower order SPAC's.
SHOUT	0	Level shift register output from higher order SPAC
CSPROTF	0	Cumulative propagating carry from spread detection cascade in lower order SPAC's.
COADDF	0	Cumulative propagating carry from lower order SPAC lower counter adder.
COLOF	0	Cumulative propagating carry from lower order SPAC lower address counter.
COUPF	0	Cumulative propagating carry from lower order SPAC upper address counter.

TABLE 5. COEFFICIENT ADDRESS OUTPUT/CHARACTERISTICS

SIGNAL	PARAMETER	MNEMONICS	MIN	ТҮР	MAX	UNIT
COEFOIT to COEFOST	Output High Voltage	V _{OHF}	2.4	3.5	= Tall	V
1960 15 16	Output Low Voltage	VOLF	7160 5546	0.4	0.6	V.
-thropic sea	Output High Current	IOHF	-1.0		-34	mA
	Output Low Current	IOLF	6.0		SUAL	mA
	Propagation Time Register to Oupput *(50 pf, 2.5K 12)	T _{PDF}	1940.7 2002	45	60	ns

SIGNAL	LOGIC	FUNCTION
COEFO1	1	Most significant bit of θ angle for SPAC coefficient address slice.
COEFO5	1 100	Least significant bit of θ angle for SPAC coefficient address slice.

2.0 MAXIMUM RATINGS

The maximum operating ratings for the SPAC 3D LSI are given in Table 7.

3.0 OPERATION

The addresses generated by the SPAC for a parallel iterative 512 point FFT are included in Table 8, as derived from the flow chart, Figure 6. These addresses are used to access real and imaginary data points and/or intermediate data and sine and cosine FFT coefficients as shown in the representative FFT, Figure 7.

The maximum control and data propagation times are shown in Table 9. These propagation times are also shown in the SPAC critical timing diagram (Fig. 8) which is used for two SPAC's connected together. The interconnect diagram is shown in Figure 9 for expanding the SPAC from a 5-bit to 10-bit address generation.




TABLE 6. TRISTATE ADDRESS DRIVER CHARACTERISTICS

SIGNAL	PARAMETER	MNEMONICS	MIN	ТҮР	MAX	UNIT
ADRO1-¢TT7	ON, Output High Voltage	VOHON	2.4	3.5		VV
ADRO5-¢TT7	ON, Output Low Voltage	VOLON	3	0.4	0.6	V
	ON, Output High Current	IOHON	-1.0	JS. 1		mA
	ON, Output Low Current	IOLON	6.0			mA
	Propagation Time (50 pf 2.5K load)*	T _{PDON}		35	50	nsec

TABLE 7. MAXIMUM OPERATING RATINGS

PARAMETER	MIN	ТҮР	MAX	UNITS
v _{cc}	4.5	5.0	5.5	٧
^T junction	-4.0	+25	+125	°c
Icc*	210	300	380	mA
p★	1.2	1.5	1.7	W

*Preliminary Estimates

TABLE 8

Preset

SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT	ADDAS TRUOS
			- COUNTER	NODRESS	$\pi = 25$
512	0	512	1	0	
512	Q	512	ae l	10	
1023	511	1023		o (0°)	
256	Q	256	pat f	281	
511	255	รก้า	2 (2)	0 (0°)	
256	512	768	198	281	
511	767	1023	3 (2)	128 (π/2)	
128	0	128	ne e	362	
255	127	255	4 (3)	0 (0°)	
128	256	384	4 (3)	0 (0-)	
255	383	511	F (2)	100 / 101	
128	512	640	5 (3)	128 (π/2)	
+	+	+	. (0)		
255 128	639 768	767 896	6 (3)	64 (π/4)	
+	+	+	UBA	Britis	
255	895	1023	7 (3)	192(3#/4)	
64	0	64	HE I	213	
127	63	127	8 (4)	0 (0°)	
64	128	192		ara i	
127	191	255	9 (4)	64 (π/4)	
64	256	320	sva t	513	
127	319	383	10 (4)	128 (π/2)	
64	384	448		ant I	
127	447	511	11 (4)	192(8π/4)	
64	5]2	576	1111111	132(81/4)	
127	575	639	10 (4)	20 ((0)	
64	640	704	12 (4)	32 (π/8)	
127	+	+		05/2 (0)	
64	703 768	764 832	13 (4)	96(3π/8)	
+	+	+	DSA.	100/5 151	
127 64	831 896	896 960	14 (4)	160(5π/8)	
+	+	+	266	098	
127	959	1023	15 (4)	$224(7\pi/8)$	

299

_	Sp. C	U		L.C.	with the last
	SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
Г	32	0	32		
L	63	31	63	16 (5)	0 (0°)
	32	64	96	812	<i>b</i> 1.
L	63	95	127	17 (5)	32 (π/8)
	32	128	160	185	p T
	63	159	191	18 (5)	64 (1/4)
Γ	32	192	224	10% A. J.	
	63	223	255	19 (5)	96 (3π/8)
Г	32	256	288	MST	0
	63	287	319	20 (5)	128 (π/2)
Γ	32	320	352	880	323
	63	351	383	21 (6)	160 (5π/8)
Γ	32	384	416	AUI-8	Signal
L	63	415	447	22 (5)	192 (3π/4)
Γ	32	448	480	ales .	801
	63	479	511	23 (5)	224 (7π/8)
Γ	32	512	544	1-0	T0
	63	543	575	24 (5)	16 (π/16)
Γ	32	576	608	1867	321
	63	607	639	25 (5)	48 (3π/16)
	32	640	672	OSE	256
	63	671	703	26 (5)	80 (5π/16)
	32	704	736	354	400
	63	735	767	27 (5)	126 (7π/16)
Γ	32	768	800	913	218
-	63	799	831	28 (5)	144 (9π/16)
Γ	32	832	864	AOX	Lane.
	63	863	895	29 (5)	176 (11π/16
Γ	32	896	928	Set	76.8
	63	927	959	30 (5)	208 (13π/]6
Γ	32	960	992	1002	968 - 1
1	63	991	1023	31 (5)	240 (15π/16

Sp.C	U	L	L.C.	
SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
16	0	16		
31	15	31	32 (6)	0 (0°)
16	32	48		-4.5%
31	47	63	33 (6)	16 (π/16)
16	64	80		
31	79	95	34 (6)	32 (π/8)
16	96	112	6	
31	111	127	35 (6)	48 (3m/16
16	128	144	9/19	
31	143	159	36 (6)	64 (π/4)
16	160	176		
31	175	191	37 (6)	80 (5 ₁ /16
16	192	208	0.81	any a last
31	207	223	38 (6)	96 (3π/8)
16	224	240	7.62	. 351
31	239	255	39 (6)	112 (7π16)
16	256	272	191 -	BOT S
31	271	287	40 (6)	128 (1/2)
16	288	304		
31	303	319	41 (6)	144 (9π/16
16	320	336	850 1	
31	335	351	42 (6)	160 (5π/8)
16	352	368	oue 1	3,330
31	367	383	43 (6)	176 (11π/18
16	384	400	esep.	
31	399	415	44 (6)	192 (3π/4)
16	416	432	Las F	Total Control
31	431	447	45 (6)	208 (13π/16
16	448	464		Con Y
31	463	479	46 (6)	224 (7π/8)
16	480	466	aodr I	388
31	495	511	47 (6)	240(15π/16)

Sp.C	U U		L,C.	and Victoria
SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
16	512	528	88	0
31	527	543	48 (6)	8 (m/32)
16	544	560	82	54
31	559	575	49 (6)	24 (3π/32
16	576	592	0.0	
31	591	607	50 (6)	40 (5π/32
16	608	624	80	
31	623	639	51 (6)	56 (7π/32
16	640	656		85.
31	655	671	52 (6)	72 (9π/32
16	672	688	and the	1951
31	687	703	53 (6)	88(11π/32)
16	704	720	133	307
31	719	735	54 (6)	104 (13π/32
16	736	752	UTS.	209 0
31	751	767	55 (6)	120 (15π/32
16	768	784	678	343
31	783	799	56 (6)	136 (17π/32
16	800	816	408	
31	815	831	57 (6)	152 (19π/32
16	832	848	062	056
.31	847	863	58 (6)	168 (21π/32
16	864	880		Sec. 1
31	879	895	59 (6)	184 (23π/32)
16	896	912	136.9	436 - 1 -
31	911	927	60 (6)	200 (25π/32)
16	928	944	300	44
31	943	959	61 (6)	216 (27π/32)
16	960	976	198	
31	975	991	62 (6)	232 (29π/32)
16	992	1008		URF
31	1007	1023	63 (6)	248 (31π/32)

SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
8	0	8		
15	7	15	64 (7)	0 (0°)
8	16	24		
15	23	31	65 (7)	8 (π/32)
8	32	40		
15	39	47	66 (7)	16 (π/16)
8	48	56		
15	55	63	67 (7)	24 (3π/32
8	64	72		
15	71	79	68 (7)	32 (π/8)
8	80	88		
15	87	95	69 (7)	40 (5π/32
8	96	104		
15	103		70 (7)	48 (3π/16
8	112	120		
15	119	127	71 (7)	56 (7π/32
8	128	136		
15	135	143	72 (7)	64 (π/4)
8	144	152		
15	161	159	73 (7)	72 (9π/32
8	160	168	4	
15	167	175	74 (7)	80 (5π/16)
8	176	184		
15	183	191	75 (7)	88 (11 m/32
8	192	200	4	
15	199	207	76 (7)	96 (3 ₁ /8)
8	208	216		
15	215	223	77 (7)	104 (13π/32)
8	224	232		
15	231	239	78 (7)	112 (7π/16)
8	240	248		
15	247	255	79 (7)	120 (15π/32)

SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
8 15	256 263	264 271	80 (7)	128 (π/2)
8	272	280	81 (7)	$136 \left(\frac{17\pi}{32}\right)$
15	279	287	1	
8	288	296	82 (7)	$144 \left(\frac{9\pi}{16}\right)$
15	295	303	02 (//	144 [16]
8	304	312	83 (7)	$152 \left(\frac{19\pi}{32}\right)$
15	311	319	05 (7)	132 32
8	320	328	84 (7)	$160 \left(\frac{5\pi}{8}\right)$
15	327	335	04 (/)	100 (8)
8	336	344	85 (7)	$168 \left(\frac{21\pi}{32}\right)$
15	343	351	03 (7)	100 32
8	352	360	86 (7)	$176\left(\frac{11\pi}{16}\right)$
15	359	367	00 (//	176 [16]
8	368	376	87 (7)	$184 \left(\frac{23\pi}{32}\right)$
15	375	383	0, (1)	
8	384	392	88 (7)	$192 \left(\frac{3\pi}{4}\right)$
18	391	399	00 (//	
8	400	408	89 (7)	$200 \left(\frac{25\pi}{32} \right)$
15	407	415	89 (7)	
8	416	424	90 (7)	$208 \left(\frac{13\pi}{16}\right)$
15	423	431	30 (//	
8	432	440	91 (7)	$216 \left(\frac{27\pi}{32}\right)$
15	439	447	91 (7)	
8	448	456	92 (7)	$224 \left(\frac{7\pi}{8}\right)$
15	455	463		
8	464	472	93 (7)	$232 \left(\frac{29\pi}{32}\right)$
15	471	479		32
8	480	488	94 (7)	$240 \left(\frac{15\pi}{16}\right)$
15	487	495		240 16
8	496	504	95 (7)	249 (31π)
15	503	511		$248 \left(\frac{31\pi}{32} \right)$


SPREAD COUNTER	UPPER ADDRESS	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
8	512	520	96 (7)	4 / π)
15	519	527] 50 (//	$4\left(\frac{\pi}{64}\right)$
8	528	536	97 (7)	$12\left(\frac{3\pi}{64}\right)$
15	535	543	STORY.	
8	544	552	98 (7)	20 511
15	551	559	30 (1)	64
8	560	568	99 (7)	28 / 71
15	567	575	33 (//	$28\left(\frac{7\pi}{64}\right)$
8	576	584	100 (7)	26/01
15	583	591	100 (/)	$36\left(\frac{9\pi}{64}\right)$
8	592	600	101 (7)	44 (11 m)
15	599	607	101 (/)	
8	608	616	102 (7)	$52\left(\frac{13\pi}{64}\right)$
15	615	623	102 (7)	
8	624	632	103 (7)	60(<u>15π</u>)
15	631	639	103 (7)	
8	640	648	104 (7)	$68\left(\frac{17\pi}{64}\right)$
15	647	655	104 (7)	
8	656	664	105 (7)	$76\left \frac{19\pi}{64=}\right $
15	663	671	105 (7)	
8	672	680	100 (7)	84/21 m
15	679	687	106 (7)	
8	688	696	107 (7)	$92\left(\frac{23\pi}{64}\right)$
15	695	703	107 (7)	
8	704	712	100 (7)	
15	711	719	108 (7)	$100\left(\frac{25\pi}{64}\right)$
8	720	728	109 (7)	
15	727	735		$108\left(\frac{27\pi}{64}\right)$
8	736	744	120 (7)	
15	743	751	110 (7)	$116\left(\frac{29\pi}{64}\right)$
8	752	760	111 (7)	
15	759	167		124 31 m

SPREAD COUNTER	UPPER ADDRESS	LOWER Address	LEVEL(Leve1 COUNTER	COEFFICIENT ADDRESS
8	768	776	112 (7)	132 33 π
15	775	783	1	64
8	784	792	113 (7)	$140\left(\frac{35\pi}{64}\right)$
15	791	799		
8	800	808	114 (7)	148/37π
15	807	815		64
8	816	824	115 (7)	156 39n 64
15	823	831		
8	832	840	116 (7)	164/41π)
15	839	847	110 (7)	64
8	848	856	117 (7)	172 43π
15	855	863		64
8	864	872	118 (7)	180/45π
15	871	879		64
8	880	888	119 (7)	$188\left \frac{47\pi}{64}\right $
15	887	895		
8	896	904	120 (7)	196/49π
15	903	911		64
8	912	920	121 (7)	204/511
15	919	927	121 (7)	64
8	928	936	122 (7) 212	212/53π
15	935	943		64 ST
8	944	952	123 (7)	220 (55 m)
15	951	959	123 (7)	
8	960	968	124 (7)	228 (57 m)
15	967	975	124 (7)	
8	976	984	125 (7)	
15	983	991		236 (59 n)
8	992	1000	126 (7)	
15	999	1007		244 (61 m)
8	1008	1016	127 (7)	252 63π
15	1015	1023		64

SPREAD COUNTER	UPPER Address	LOWER ADDRESS	LEVEL (Level COUNTER	COEFFICIENT ADDRESS
4 7	0 3	4 7	128 (8)	0
4	8	12		
7	11	15	129 (8)	4 (π/64)
1	1	1	2a 06	92 639
etc	etc	etc	etc	etc
Ĺ			3 604	
		(Rifling)		SAME COME OF
*	Ý	-		
4	1016	1020	¥ V	050(07 (300)
nor 2/5	1019	1023	255 (8)	253(27π/128)
2	0	1	1008 7 10 No	7, 7,500 (No. 1)
3	1	2	256 (9)	0 (0°)
2	3	4		
3	4	5	257 (9)	2 (π/128)
1		1	1	
etc	etc	etc	etc	etc
•	- *	↓	V	
2	1020	1022	V	•
3	1021	1023	511 (9)	255(255π/256


TABLE 9.SPAC DELAYS


CLOCK DRIVER (CLOCKF + CLOCKT) for LOWER ADDRESS COUNTER	10 + 30 ns
D FLIP FLOP PROPAGATION TIME (CLOCKT + FF OUT)	10 → 30 ns
LEVEL & SPREAD SENSE GENERATE (FF OUT - LEVOUTF) includes	50 → 100 ns
FF Carry In Delay 25 ns	
LOn generate 30 ns	
Level generate 15 ns	
Level Output Driver 30 ns 100 ns	
LEVEL & SPREAD RROPAGATE (LEVINF - LEVOUTF)	30 → 60 ns
LOWER ADDRESS COUNTER CARRY PROPAGATE (CILOF → COLOF)	30 → 60 ns
UPPER ADDRESS, COEFFICIENT ADDRESS COUNTER	
CARRY PROPAGATE (CIUPF + COUPF) or (CICOEF + COCOEF)	20 → 100 ns
ADDRESS OUTPUT DRIVERS (FF OUT - ADDRb)	k 0 → 60 ns
2 ⁿ Adder Delay (CLOCKF _(SHIFT REG) → COADD) 1 stage delay only th o ough adder	30 → 100 ns
COEF SEL to COEF ADDRESS OUTPUTS	10 → 60 ns



THIS PAGE IS BEST QUALITY PRACTICABLE FROM COPY FURNISHED TO DDC REVISIONS DATE APPROVE FFT Arithmetic Butterfly DISPLAY THE I CAME WX Coefficient & uProgram Memory 14(0-6) - I - Icoso + Quaine 24QC0(0-3)AGT3 JACO (0-3) MATS
JACO (0-3) MATS
2CADDTRASTS
2+CILAFS
JACII GFS
RATTRAFS 8A44143 8A44244 8A44244 Half Butterfly FFT Cord SPAN 1 & CONTRUMPTION CIGICE STAN 1 & CONTRUMPTION CIGICE STAN 1 & CONTRUMPTION CIGICE STAN 1 & A REGISTRE RESET OF A REGISTRE RESET OF A REGISTRE RESET OF A REGISTRE REGISTR . I. care) SPALLY T (Q. SIMO SPALL! LS.TTL Loads) 0 Wx Coefficient and FFT Microcontrol sin 0 (4-4) SINE 4 0 COFE 0 - ATKN Qu' . Qu + (ILain8 + QL cos 0) , Q' = Q - (Isin 0 + Q cose) COLINE 4 8 ROM 0 = 28k/h Half Butterfly FFT Cord -D SPALL# (2 LS-TTL Loads) f. Itaho Legend 74867-Tristake Driver ð 74157 - Two to One Multiplerer QTY REQD PER ASSY PARTS LIST F 33615-74-01103 THE FOLLOWING EO'S HAVE BEEN ATTACHED TO THIS PRINT TRI Digital Filter Demonstration Unit Block Diagram and Physical Cord Partition FFT Kernel Processor BLOCK DIAGRAM 11982 D

Figure 7






SCALE


1

SYSTEMS 3663 REV. 12-71

SHEET 1 OF



LSF = Least Significant Field MSF = Most Significant Field LSB = Least Significant Bit MSB = Most Significant Bit



APPENDIX G

LOW POWER T2L LSI

CONFIGURABLE GATE ARRAY

(This LSI design approach is used in SPAC 2 chip.)

The CGA is a universal logic array developed by the Microelectronics Center of TRW. The array consists of 158 TTL NAND elements with a variety of configurations available for each gate, independently. Unused elements in the array consume no power. A mask programmed signal matrix provides a flexible method for gate interconnection. A maximum of 38 pins is available for either input or output signals.

Gate Configurations

Each gate utilized is configured by selecting a function, an output type, and a power level from columns (A), (B), and (C) below (certain output features may be combined in a single gate).

(A)	(B)	(c)					
GATE CONFIGURATIONS	OUTPUT TYPE	POWER OPTION					
Inverter 2-Input NAND 3-Input NAND Expander	Active Pull-up Passive Pull-up Diode Exclusion Clamp Isolation Diode	Standard: Fan-out = 10 (max) Driver: Fan-out = 50 (max) or any output					

CGA2 Advantages

- Direct low power T²L compatability for new logic designs or as a replacement
- Fast Turnaround Wafers are stockpiled up to the programmed mask level.
 Delivery 60 days after receipt of logic diagram.

Operating characteristics (OVER FULL OPERATING TEMPERATURE RANGE)

PARAMETER	TEST CONDITIONS	MIN	TYPICAL	MAX	UNITS
Operating Case Temperature	Market areas a se	-35		+100	-c
Supply Voltage, VCC		4.5	5.0	5.5	V
High-level Output Voltage, VOH	V _{CC} = 4.5V, I _{OH} = max.	2.4	3.4	T. QA Y	
Low-level Output Voltage, V _{OL}	V _{CC} - 4.5V, I _{OL} - max		0.35	0.5	
High-level Input Voltage, VIH	Grand States	2.0	63 12	19 1/28	V
Low-level Input Voltage, V11				0.8	V
High-level Input Current, IIH:					
Standard Gate	V _{1H} - 2.0V			40	uA.
Driver Gate	VIH - 2.0V			120	NA NA
Low-level Input Current, I,;	***				
Standard Gate	V11- 0.8V		n side and	-120	NA.
Driver Gate	VII - 0.8V		1 (A 2 21	-360	uA .
High-level Output Current, 10H:			1 (10)	p-aipti	1 5 0
Standard Gate	VCC = 4.5V. VOH = 2.4V			-400	uA.
Driver Gate	VCC - 4.5V VOH - 2.4V			-2.2	mA
Low-level Output Current, Int:	1				
Standard Gate	V _{OL} = 0.5V			1.0	- mA
Driver Gate				6.0	mA
Propagation time:	1100 09				12.00
Standard Gate, TPLH	R = 3.4K, C = 40 pf		45	55	ns
* * TPHL	(see Figure 1)		50	65	ns
Driver Gate, TPLH	R = 6800, C = 200 pf		35	45	ns
Mq.	(see Figure 1)		45	60	ns
Power Consumption:	The same Clases		1 100	T GMAL	1000
Standard Gate ('0')	photo:		0.5	0.65	mW
• • ('1')			1.0	1.3	inhi i
Driver Gate ('0')			1.3	1.75	Mm
• • ('1')			7.1	9.5	with

Chip size: 205 x 205 mils
Package: 40-pin DIP or 40-pin FLAT PACK






Figure 1. Gate load for Propagation Delay Measurements.





PROGRAMMING THE CGA-2

To understand the CGA approach to logic design each part of the chip should be discussed. We will begin with the gate elements.

LOGIC GATES

On the CGA-2 worksheet (Figure 1) are 120 long rectangles labeled G101 thru G430 and 38 rectangles around the edge labeled P1 thru P38. This worksheet is actually a computer plot of some of the levels of the CGA-2 chip and the rectangles denote the locations of internal gates and pad gates, respectively.

Figures 2 and 3 show the schematic of these gates. The "X" indicates discretionary contacts that determine the function of the gate. (A straight line through an "X" is a continuous conductor. Intersecting lines are connected with a programmed contact.) The internal and pad gate circuits are identical and, though the contact arrangement varies slightly, all circuit functions can be implemented with either gate type. Possible circuit functions are:

- o standard gate, open collector, 3-input NAND
- o standard gate, active pull-up, 3-input NAND
- o three-input gate expander
- o 5K-ohm pull-up resistor
- o 25K-ohm pull-up resistor
- o isolation diode for use with pull-up resistors
- o driver gate, open collector, 3-input NAND
- o driver gate, active pull-up, 3-input NAND
- o three-diode excursion clamp

A few restrictions are placed on combining these within one gate location:

- A gate location may contain only one gate type (standard, driver, or expander).
- o Excursion clamps are not allowed with active pull-up gates.
- o An isolation diode can be used only with a pull-up resistor.
- o Only one pull-up resistor (5k or 25k) can be used.

These restrictions place no serious limitation on the flexibility of the configurable gate.

The configuration options can be specified using a configuration code consisting of a letter and four numbers. The letter, P or I, indicates whether the contact pattern defined applies to a Pad or Internal gate. The four digits

are an octal code describing the combination of options chosen. These are determined from the CGA-2 Gate map (Figure 4) as shown. The first example is a driver gate with active pull-up and 3 inputs. The second is a driver gate expanded from the right with 3 inputs, passive pull-up, and 25K pull-up resistor with isolation diode and excursion clamp.

Once the contacts are selected on the schematic, they are readily transferred to the layout diagram (Figs. 5 and 6) which bears a 1:1 component and contact correspondence with the schematic, but the contacts are arranged physically as they are on the actual gate layout. (Figs. 7 and 8) After checking, the layout is taken to the Applicon Graphics System where a cell is created containing only the contact required. The corresponding logic symbol is drawn in the cell and a label is attached. Figure 9 shows the contents of the cell. The contacts are emphasized with a cross for clarity in plots, but only the square contacts themselves will be employed in mask generation. A final plot is run with the cell superimposed on a gate cell exactly as it will be placed in chip programming (Fig. 10). The plot is checked and filed for reference, and the cell is stored in a tape library of such cells.

When a configuration is first used, it is again checked for correctness and the circuit operation is verified when fabrication is completed. The configuration is then listed as verified with any pertinent performance specifications and can be reused in future designs with great confidence.


INTERCONNECT MATRIX


Again, looking at the worksheet (Fig. 1 is a 50% reduction of an actual worksheet), the logic gate locations just discussed are recognized and a matrix of interconnect paths is evident. It consists of diffused tunnels crossing longer metal runs. Signals may enter or leave internal gates by the top and/or bottom. All inputs are on narrow tunnels, to reduce parasitic capacitance, while outputs are through wide tunnels to reduce parasitic resistance. The inputs to the gates are labeled A, B, and C starting with the input tunnel nearest the output tunnel for that gate. Connection between a tunnel and a metal line is made by specifying a contact hole at their point of intersection. Connection may be made from a bonding pad to the output of the gate at that pad site, the "A" input of that gate, or into the matrix.

Though the layout is principally a matter of intuition and trial and error, a few general guidelines speed the process.

- Locate Gates Driving Off-Chip First
 In an effort to maintain high off-chip drive capability, it is recommended that a gate driving off-chip be located at the site of the pad it is driving to reduce parasitic resistance between the gate and the pad.
- Locate Gates Driven From Off-Chip Next
 In a similar effort to reduce parasitic capacitance on inputs, try to locate an input gate next to its pad.
- Layout For Minimum Parasitics
 Keep in mind that metal is much preferable to tunnel. In most cases,
 IR drop appears to be a limiting factor rather than capacitance.
 Table 1 gives some representative values of parasitics for the various interconnect paths.


An example of the layout process will clarify some of the finer points in the design. In the text section 5.2, Figure 5.2.2 shows a logic diagram and Figure 5.2.6 shows the completed layout. The gate numbers and pads have one to one correspondence for the two drawings.






	Page of
TRW SYSTEMS GROUP CGA-2 GATE MAP	Date
cuit Identification	Engineer

Circuit Identification						Engineer									
GATE ADDRESS		To Left	ANDER To Right	EXP'D FROM RIGHT	ISO. DIODE	ISO. PULI DIODE =R/5	-UP EX	EXCUR.	GATE TYPE	PULL- UP				GATE	
PAD NO.	ROW NO.	COL NO.	Y=1 N=9	Y=1	Y=1 N=0	Y=1 N=9	Y=1 N=9	Y=1 N=0	Y=1 N=9	DRV=1 STD=0	ACT=1 PAS=0	С	INPU	A	CONFIG.
			0	0	0	0	0	0	0	1	1	1	1	1	003
			0	0	•	,	0	1	1	1	0	1	1	1	156
_															
									9						
										ge s					
				e - 0						1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			- 9		
								X.							
				=	4/4/	AA 10									
				(e)							100 - 100		y		
									XX						
										- 7	17		to		
-															
					(6)					· P			FI	g. 4	
															te Map
	_	-	-			1	- 6	324		-			-		








Fig. 7 Internal Gate




Fig. 8 Pad Gate




Fig. 9 Internal Gate Configuration








Fig. 10 Gate Configuration Check Plot









CALCULATED INTERCONNECT PARASITICS

٦,	_

	FILTAL	
	CAP (pF)	RES (Ω)
1 cm	4.0	29.0
1 line width	0.0005€	0.00406
1 gate width	0.0056	0.0406
SHORT BUS TOP OF GATE (3 Gates)	0.017	0.122
LONG BUS TOP OF GATE (6 Gates)	0.034	0.244
SHORT BUS BOTTOM OF GATE (14 Gates)	0.784	5.684
LONG BUS BOTTOM OF GATE (16 Gates)	0.896	6.496
PAD BUS TOP	1.064	7.714
PAD BUS TOP OF SIDE	0.560	4.060
PAD BUS CENTER OF SIDE	0.448	3.248
PAD BUS BOTTOM OF SIDE	0.392	
JUMPER	0.0168	2.842
INTERNAL GATE LENGTH		0.122
INTERNAL GATE LENGTH	0.252	1.830
		TUNNEL
	CAP (pF)	RES (Ω)
1 line width (slim)	0.05	8.0
l line width (wide)	0.13	2.5
TOP OF GATE (SHORT)(SLIM)	0.30	48.0
TOP OF GATE (SHORT) (WIDE)	0.79	15.0
TOP OF GATE (LONG)(SLIM)	0.40	64.0
TOP OF GATE (LONG) (WIDE)	1.05	20.0
BOTTOM OF GATE (SLIM)	1.10	176.0
BOTTOM OF GATE (WIDE)	2.88	55.0
TOP PAD GATE (SLIM)	0.55	88.0
TOP PAD GATE (WIDE)	1.44	27.5
SIDE PAD GATE (SLIM)	0.90	144.0
SIDE PAD GATE (WIDE)	2.36	45.0
BOTTOM PAD GATE (SLIM)	0.60	96.0
BOTTOM PAD GATE (WIDE)	1.57	30.0
UNDER POWER BUS (SLIM)	1.15	184.0
UNDER POWER BUS (WIDE)	3.00	57.5
JUMPER (2 METAL WIDTHS)	0.10	16.0
JUMPER (3 METAL WIDTHS)	0.15	24.0
TO HE INE MIDING	0.13	24.0